From: Patchwork <patchwork@emeril.freedesktop.org>
To: Ander Conselvan de Oliveira <ander.conselvan.de.oliveira@intel.com>
Cc: intel-gfx@lists.freedesktop.org
Subject: ✗ Fi.CI.BAT: warning for Broxton ddi phy refactoring (rev3)
Date: Fri, 07 Oct 2016 08:35:08 -0000 [thread overview]
Message-ID: <20161007083508.9208.72298@emeril.freedesktop.org> (raw)
In-Reply-To: <cover.d70d631f7f5a73a187167a165d5f1fef85aa2ff6.1475770848.git-series.ander.conselvan.de.oliveira@intel.com>
== Series Details ==
Series: Broxton ddi phy refactoring (rev3)
URL : https://patchwork.freedesktop.org/series/13320/
State : warning
== Summary ==
Series 13320v3 Broxton ddi phy refactoring
https://patchwork.freedesktop.org/api/1.0/series/13320/revisions/3/mbox/
Test kms_pipe_crc_basic:
Subgroup suspend-read-crc-pipe-a:
dmesg-warn -> PASS (fi-byt-j1900)
Test vgem_basic:
Subgroup unload:
pass -> SKIP (fi-skl-6770hq)
skip -> PASS (fi-hsw-4770)
pass -> SKIP (fi-bsw-n3050)
skip -> PASS (fi-skl-6700k)
skip -> PASS (fi-ilk-650)
fi-bdw-5557u total:248 pass:231 dwarn:0 dfail:0 fail:0 skip:17
fi-bsw-n3050 total:248 pass:204 dwarn:0 dfail:0 fail:0 skip:44
fi-bxt-t5700 total:248 pass:217 dwarn:0 dfail:0 fail:0 skip:31
fi-byt-j1900 total:248 pass:215 dwarn:0 dfail:0 fail:1 skip:32
fi-byt-n2820 total:248 pass:210 dwarn:0 dfail:0 fail:1 skip:37
fi-hsw-4770 total:248 pass:225 dwarn:0 dfail:0 fail:0 skip:23
fi-hsw-4770r total:248 pass:224 dwarn:0 dfail:0 fail:0 skip:24
fi-ilk-650 total:248 pass:185 dwarn:0 dfail:0 fail:2 skip:61
fi-ivb-3520m total:248 pass:221 dwarn:0 dfail:0 fail:0 skip:27
fi-ivb-3770 total:248 pass:207 dwarn:0 dfail:0 fail:0 skip:41
fi-kbl-7200u total:248 pass:222 dwarn:0 dfail:0 fail:0 skip:26
fi-skl-6260u total:248 pass:232 dwarn:0 dfail:0 fail:0 skip:16
fi-skl-6700hq total:248 pass:224 dwarn:0 dfail:0 fail:0 skip:24
fi-skl-6700k total:248 pass:222 dwarn:1 dfail:0 fail:0 skip:25
fi-skl-6770hq total:248 pass:230 dwarn:1 dfail:0 fail:1 skip:16
fi-snb-2520m total:248 pass:211 dwarn:0 dfail:0 fail:0 skip:37
fi-snb-2600 total:248 pass:209 dwarn:0 dfail:0 fail:0 skip:39
Results at /archive/results/CI_IGT_test/Patchwork_2645/
dcdd1fd23b37325fa6087ecc3309b66a9049ce95 drm-intel-nightly: 2016y-10m-06d-18h-31m-14s UTC integration manifest
a8b60e9 drm/i915: Address broxton phy registers based on phy and channel number
93bb172 drm/i915: Add location of the Rcomp resistor to bxt_ddi_phy_info
7edb786 drm/i915: Create a struct to hold information about the broxton phys
ef575d3 drm/i915: Move broxton vswing sequence to intel_dpio_phy.c
b3c1522 drm/i915: Move DPIO phy documentation section to intel_dpio_phy.c
1a5d476 drm/i915: Move broxton phy code to intel_dpio_phy.c
2962656 drm/i915: Pass lane count to bxt_ddi_phy_calc_lane_optmin_mask()
f9132be drm/i915: Explicitly map broxton DPIO power wells to phys
e620770 drm/i915: Rename struct i915_power_well field data to id
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2016-10-07 8:35 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-10-06 16:22 [PATCH v2 0/9] Broxton ddi phy refactoring Ander Conselvan de Oliveira
2016-10-06 16:22 ` [PATCH v2 1/9] drm/i915: Rename struct i915_power_well field data to id Ander Conselvan de Oliveira
2016-10-06 16:22 ` [PATCH v2 2/9] drm/i915: Explicitly map broxton DPIO power wells to phys Ander Conselvan de Oliveira
2016-10-06 16:22 ` [PATCH v2 3/9] drm/i915: Pass lane count to bxt_ddi_phy_calc_lane_optmin_mask() Ander Conselvan de Oliveira
2016-10-06 16:22 ` [PATCH v2 4/9] drm/i915: Move broxton phy code to intel_dpio_phy.c Ander Conselvan de Oliveira
2016-10-06 16:22 ` [PATCH v2 5/9] drm/i915: Move DPIO phy documentation section " Ander Conselvan de Oliveira
2016-10-06 16:22 ` [PATCH v2 6/9] drm/i915: Move broxton vswing sequence " Ander Conselvan de Oliveira
2016-10-06 16:22 ` [PATCH v2 7/9] drm/i915: Create a struct to hold information about the broxton phys Ander Conselvan de Oliveira
2016-10-06 16:22 ` [PATCH v2 8/9] drm/i915: Add location of the Rcomp resistor to bxt_ddi_phy_info Ander Conselvan de Oliveira
2016-10-06 16:22 ` [PATCH v2 9/9] drm/i915: Address broxton phy registers based on phy and channel number Ander Conselvan de Oliveira
2016-10-07 7:28 ` [PATCH v3 " Ander Conselvan de Oliveira
2016-10-10 11:53 ` Imre Deak
2016-10-19 7:54 ` [PATCH v4 " Ander Conselvan de Oliveira
2016-10-19 7:59 ` [PATCH v5 " Ander Conselvan de Oliveira
2016-10-06 17:21 ` ✗ Fi.CI.BAT: warning for Broxton ddi phy refactoring (rev2) Patchwork
2016-10-07 7:50 ` ✗ Fi.CI.BAT: warning for Broxton ddi phy refactoring (rev3) Patchwork
2016-10-07 8:35 ` Patchwork [this message]
2016-10-19 9:57 ` ✗ Fi.CI.BAT: failure for Broxton ddi phy refactoring (rev5) Patchwork
2016-10-19 16:56 ` Patchwork
2016-10-21 14:16 ` Ander Conselvan De Oliveira
2016-10-21 14:23 ` Ville Syrjälä
2016-10-28 10:51 ` Ander Conselvan De Oliveira
2016-10-21 15:04 ` Chris Wilson
2016-10-28 9:46 ` ✗ Fi.CI.BAT: warning " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20161007083508.9208.72298@emeril.freedesktop.org \
--to=patchwork@emeril.freedesktop.org \
--cc=ander.conselvan.de.oliveira@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.