From: Patchwork <patchwork@emeril.freedesktop.org>
To: Paulo Zanoni <paulo.r.zanoni@intel.com>
Cc: intel-gfx@lists.freedesktop.org
Subject: ✗ Fi.CI.BAT: failure for ICL display initialization and some plane bits
Date: Tue, 23 Jan 2018 20:32:46 -0000 [thread overview]
Message-ID: <20180123203246.27058.99310@emeril.freedesktop.org> (raw)
In-Reply-To: <20180123190536.11208-1-paulo.r.zanoni@intel.com>
== Series Details ==
Series: ICL display initialization and some plane bits
URL : https://patchwork.freedesktop.org/series/36993/
State : failure
== Summary ==
Series 36993v1 ICL display initialization and some plane bits
https://patchwork.freedesktop.org/api/1.0/series/36993/revisions/1/mbox/
Test debugfs_test:
Subgroup read_all_entries:
pass -> INCOMPLETE (fi-snb-2520m) fdo#103713
Test kms_pipe_crc_basic:
Subgroup suspend-read-crc-pipe-a:
pass -> FAIL (fi-skl-6260u)
pass -> FAIL (fi-skl-6600u)
pass -> FAIL (fi-skl-6700hq) fdo#101144 +2
pass -> FAIL (fi-skl-6700k2) fdo#103191 +1
pass -> FAIL (fi-skl-6770hq)
pass -> FAIL (fi-skl-guc)
pass -> FAIL (fi-bxt-dsi)
pass -> FAIL (fi-bxt-j4205)
pass -> FAIL (fi-kbl-7500u)
pass -> FAIL (fi-kbl-7560u)
pass -> FAIL (fi-kbl-7567u)
pass -> FAIL (fi-kbl-r)
pass -> FAIL (fi-glk-1)
Subgroup suspend-read-crc-pipe-b:
pass -> FAIL (fi-skl-6260u)
pass -> FAIL (fi-skl-6600u)
pass -> FAIL (fi-skl-6770hq)
pass -> FAIL (fi-skl-guc)
pass -> FAIL (fi-bxt-dsi)
pass -> FAIL (fi-bxt-j4205)
pass -> FAIL (fi-kbl-7500u)
pass -> FAIL (fi-kbl-7560u)
pass -> FAIL (fi-kbl-7567u)
pass -> FAIL (fi-kbl-r)
pass -> FAIL (fi-glk-1)
Subgroup suspend-read-crc-pipe-c:
pass -> FAIL (fi-skl-6260u) fdo#104108 +3
pass -> FAIL (fi-skl-guc)
pass -> FAIL (fi-bxt-dsi)
pass -> FAIL (fi-bxt-j4205)
pass -> FAIL (fi-kbl-7500u)
pass -> FAIL (fi-kbl-7560u)
pass -> FAIL (fi-kbl-7567u)
pass -> FAIL (fi-kbl-r)
pass -> FAIL (fi-glk-1)
fdo#103713 https://bugs.freedesktop.org/show_bug.cgi?id=103713
fdo#101144 https://bugs.freedesktop.org/show_bug.cgi?id=101144
fdo#103191 https://bugs.freedesktop.org/show_bug.cgi?id=103191
fdo#104108 https://bugs.freedesktop.org/show_bug.cgi?id=104108
fi-bdw-5557u total:288 pass:267 dwarn:0 dfail:0 fail:0 skip:21 time:418s
fi-bdw-gvtdvm total:288 pass:264 dwarn:0 dfail:0 fail:0 skip:24 time:424s
fi-blb-e6850 total:288 pass:223 dwarn:1 dfail:0 fail:0 skip:64 time:371s
fi-bsw-n3050 total:288 pass:242 dwarn:0 dfail:0 fail:0 skip:46 time:486s
fi-bwr-2160 total:288 pass:183 dwarn:0 dfail:0 fail:0 skip:105 time:280s
fi-bxt-dsi total:288 pass:255 dwarn:0 dfail:0 fail:3 skip:30 time:480s
fi-bxt-j4205 total:288 pass:256 dwarn:0 dfail:0 fail:3 skip:29 time:486s
fi-byt-j1900 total:288 pass:253 dwarn:0 dfail:0 fail:0 skip:35 time:469s
fi-byt-n2820 total:288 pass:249 dwarn:0 dfail:0 fail:0 skip:39 time:454s
fi-elk-e7500 total:224 pass:168 dwarn:9 dfail:1 fail:0 skip:45
fi-gdg-551 total:288 pass:179 dwarn:0 dfail:0 fail:1 skip:108 time:279s
fi-glk-1 total:288 pass:257 dwarn:0 dfail:0 fail:3 skip:28 time:520s
fi-hsw-4770 total:288 pass:261 dwarn:0 dfail:0 fail:0 skip:27 time:390s
fi-hsw-4770r total:288 pass:261 dwarn:0 dfail:0 fail:0 skip:27 time:400s
fi-ilk-650 total:288 pass:228 dwarn:0 dfail:0 fail:0 skip:60 time:411s
fi-ivb-3520m total:288 pass:259 dwarn:0 dfail:0 fail:0 skip:29 time:459s
fi-ivb-3770 total:288 pass:255 dwarn:0 dfail:0 fail:0 skip:33 time:413s
fi-kbl-7500u total:288 pass:260 dwarn:1 dfail:0 fail:3 skip:24 time:455s
fi-kbl-7560u total:288 pass:266 dwarn:0 dfail:0 fail:3 skip:19 time:514s
fi-kbl-7567u total:288 pass:265 dwarn:0 dfail:0 fail:3 skip:11 time:447s
fi-kbl-r total:288 pass:258 dwarn:0 dfail:0 fail:3 skip:27 time:516s
fi-pnv-d510 total:288 pass:222 dwarn:1 dfail:0 fail:0 skip:65 time:594s
fi-skl-6260u total:288 pass:265 dwarn:0 dfail:0 fail:3 skip:20 time:429s
fi-skl-6600u total:288 pass:258 dwarn:0 dfail:0 fail:3 skip:27 time:518s
fi-skl-6700hq total:288 pass:259 dwarn:0 dfail:0 fail:3 skip:26 time:542s
fi-skl-6700k2 total:288 pass:261 dwarn:0 dfail:0 fail:3 skip:24 time:480s
fi-skl-6770hq total:288 pass:265 dwarn:0 dfail:0 fail:3 skip:20 time:474s
fi-skl-guc total:288 pass:257 dwarn:0 dfail:0 fail:3 skip:28 time:415s
fi-snb-2520m total:3 pass:2 dwarn:0 dfail:0 fail:0 skip:0
fi-snb-2600 total:288 pass:248 dwarn:0 dfail:0 fail:0 skip:40 time:394s
Blacklisted hosts:
fi-cfl-s2 total:288 pass:259 dwarn:0 dfail:0 fail:3 skip:26 time:583s
fi-glk-dsi total:288 pass:255 dwarn:0 dfail:0 fail:3 skip:30 time:469s
5e022f5f329c7909cb9aa938364072329f694fb2 drm-tip: 2018y-01m-23d-17h-29m-20s UTC integration manifest
df84cb2f24e1 drm/i915/icl: Handle expanded PLANE_CTL_FORMAT field
8b02c1cd070c drm/i915/icl: enable SAGV for ICL platform
ae6bfdf93539 drm/i915/gen11: fix the SAGV block time for gen11
974235ea9e66 drm/i915/icl: update ddb entry start/end mask during hw ddb readout
4d1c57f9c4a4 drm/i915/icl: Enable 2nd DBuf slice only when needed
2624a7ea4c39 drm/i915/icl: track dbuf slice-2 status
2a75b35da2dc drm/i915/icl: program mbus during pipe enable
a36f380a965f drm/i915/icl: initialize MBus during display init
867c7d7b04b3 drm/i915/icl: Introduce MBus related registers
f6961a6c4ecc drm/i915/icl: NV12 y-plane ddb is not in same plane
7bc0e65734a0 drm/i915/icl: Fail flip if ddb allocated are less than min display buffer needed
817debbe5b68 drm/i915/icl: Do not fix dbuf block size to 512
e921a3f9fbfc drm/i915/icl: Don't allocate fixed bypass path blocks for ICL
5a3b1075b2dd drm/i915/icl: Enable both DBuf slices during init
d37e59efc8ee drm/i915/icl: implement the display init/uninit sequences
0334952bb6d4 drm/i915/icl: add ICL support to cnl_set_procmon_ref_values
ab5f7b82abf7 drm/i915/icl: add the main CDCLK functions
== Logs ==
For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_7758/issues.html
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2018-01-23 20:32 UTC|newest]
Thread overview: 59+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-01-23 19:05 [PATCH 00/17] ICL display initialization and some plane bits Paulo Zanoni
2018-01-23 19:05 ` [PATCH 01/17] drm/i915/icl: add the main CDCLK functions Paulo Zanoni
2018-01-26 23:14 ` James Ausmus
2018-02-01 20:09 ` Paulo Zanoni
2018-01-29 10:51 ` Imre Deak
2018-02-01 20:08 ` Paulo Zanoni
2018-02-01 20:40 ` Imre Deak
2018-02-02 19:57 ` Paulo Zanoni
2018-02-02 22:12 ` James Ausmus
2018-01-23 19:05 ` [PATCH 02/17] drm/i915/icl: add ICL support to cnl_set_procmon_ref_values Paulo Zanoni
2018-01-24 0:32 ` James Ausmus
2018-01-26 20:24 ` Paulo Zanoni
2018-01-26 20:47 ` James Ausmus
2018-01-26 20:33 ` Ville Syrjälä
2018-02-02 16:23 ` Paulo Zanoni
2018-02-02 18:17 ` James Ausmus
2018-01-23 19:05 ` [PATCH 03/17] drm/i915/icl: implement the display init/uninit sequences Paulo Zanoni
2018-01-26 23:25 ` James Ausmus
2018-01-23 19:05 ` [PATCH 04/17] drm/i915/icl: Enable both DBuf slices during init Paulo Zanoni
2018-01-24 0:49 ` James Ausmus
2018-01-26 20:50 ` Paulo Zanoni
2018-01-29 17:47 ` Paulo Zanoni
2018-01-23 19:05 ` [PATCH 05/17] drm/i915/icl: Don't allocate fixed bypass path blocks for ICL Paulo Zanoni
2018-01-24 0:58 ` James Ausmus
2018-01-23 19:05 ` [PATCH 06/17] drm/i915/icl: Do not fix dbuf block size to 512 Paulo Zanoni
2018-01-24 1:14 ` James Ausmus
2018-01-29 23:07 ` Paulo Zanoni
2018-01-29 23:32 ` James Ausmus
2018-01-23 19:05 ` [PATCH 07/17] drm/i915/icl: Fail flip if ddb allocated are less than min display buffer needed Paulo Zanoni
2018-01-26 23:50 ` James Ausmus
2018-01-29 18:16 ` Paulo Zanoni
2018-01-29 23:08 ` [PATCH 07/13] " Paulo Zanoni
2018-01-23 19:05 ` [PATCH 08/17] drm/i915/icl: NV12 y-plane ddb is not in same plane Paulo Zanoni
2018-01-25 22:31 ` James Ausmus
2018-01-23 19:05 ` [PATCH 09/17] drm/i915/icl: Introduce MBus related registers Paulo Zanoni
2018-01-25 22:38 ` James Ausmus
2018-01-23 19:05 ` [PATCH 10/17] drm/i915/icl: initialize MBus during display init Paulo Zanoni
2018-01-25 22:39 ` James Ausmus
2018-01-23 19:05 ` [PATCH 11/17] drm/i915/icl: program mbus during pipe enable Paulo Zanoni
2018-01-25 22:42 ` James Ausmus
2018-01-23 19:05 ` [PATCH 12/17] drm/i915/icl: track dbuf slice-2 status Paulo Zanoni
2018-01-25 23:08 ` James Ausmus
2018-01-23 19:05 ` [PATCH 13/17] drm/i915/icl: Enable 2nd DBuf slice only when needed Paulo Zanoni
2018-01-25 22:56 ` James Ausmus
2018-03-14 16:19 ` [PATCH 2/2] " Mahesh Kumar
2018-01-23 19:05 ` [PATCH 14/17] drm/i915/icl: update ddb entry start/end mask during hw ddb readout Paulo Zanoni
2018-01-25 23:00 ` James Ausmus
2018-01-23 19:05 ` [PATCH 15/17] drm/i915/gen11: fix the SAGV block time for gen11 Paulo Zanoni
2018-01-25 23:09 ` James Ausmus
2018-01-23 19:05 ` [PATCH 16/17] drm/i915/icl: enable SAGV for ICL platform Paulo Zanoni
2018-01-25 23:09 ` James Ausmus
2018-01-29 22:07 ` Paulo Zanoni
2018-01-23 19:05 ` [PATCH 17/17] drm/i915/icl: Handle expanded PLANE_CTL_FORMAT field Paulo Zanoni
2018-01-23 19:32 ` ✗ Fi.CI.BAT: failure for ICL display initialization and some plane bits Patchwork
2018-01-23 20:32 ` Patchwork [this message]
2018-01-29 23:27 ` ✗ Fi.CI.BAT: failure for ICL display initialization and some plane bits (rev2) Patchwork
2018-02-02 17:10 ` ✗ Fi.CI.BAT: failure for ICL display initialization and some plane bits (rev4) Patchwork
2018-02-02 17:28 ` Patchwork
2018-02-02 20:22 ` ✗ Fi.CI.BAT: failure for ICL display initialization and some plane bits (rev5) Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180123203246.27058.99310@emeril.freedesktop.org \
--to=patchwork@emeril.freedesktop.org \
--cc=intel-gfx@lists.freedesktop.org \
--cc=paulo.r.zanoni@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.