All of lore.kernel.org
 help / color / mirror / Atom feed
From: Keerthy <j-keerthy@ti.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH 0/5] net: ethernet: ti: Introduce am654 gigabit eth switch subsystem driver
Date: Thu, 31 Jan 2019 11:00:27 +0530	[thread overview]
Message-ID: <20190131053032.4587-1-j-keerthy@ti.com> (raw)

Add new driver for the TI AM65x SoC Gigabit Ethernet Switch subsystem (CPSW
NUSS). It has two ports and provides Ethernet packet communication for the
device and can be configured as an Ethernet switch. CPSW NUSS features: the
Reduced Gigabit Media Independent Interface (RGMII), Reduced Media
Independent Interface (RMII), and the Management Data Input/Output (MDIO)
interface for physical layer device (PHY) management. The TI AM65x SoC has
integrated two-port Gigabit Ethernet Switch subsystem into device MCU
domain named MCU_CPSW0. One Ethernet port (port 1) with selectable RGMII
and RMII interfaces and an internal Communications Port Programming
Interface (CPPI) port (Host port 0).

Host Port 0 CPPI Packet Streaming Interface interface supports 8 TX
channels and on RX channels operating by TI am654 NAVSS Unified DMA
Peripheral Root Complex (UDMA-P) controller. 

The series is based on top of Vignesh's v3:

https://patchwork.ozlabs.org/patch/1032504/

Tested for tftp and booting to kernel on am654-evm.

Grygorii Strashko (5):
  driver: net: ti: cpsw-mdio: use phys_addr_t for mdio_base addr
  net: ethernet: ti: Introduce am654 gigabit eth switch subsystem driver
  arm64: dts: ti: k3-am65: add mcu cpsw node
  arm64: dts: k3-am654-base-board: add mcu cpsw nuss pinmux and phy defs
  configs: am65x_evm_a53: enable networking

 arch/arm/dts/k3-am65.dtsi                    |   2 +
 arch/arm/dts/k3-am654-base-board-u-boot.dtsi | 170 ++++
 configs/am65x_evm_a53_defconfig              |   7 +
 drivers/net/ti/Kconfig                       |   8 +
 drivers/net/ti/Makefile                      |   1 +
 drivers/net/ti/am65-cpsw-nuss.c              | 834 +++++++++++++++++++
 drivers/net/ti/cpsw_mdio.c                   |   2 +-
 drivers/net/ti/cpsw_mdio.h                   |   2 +-
 8 files changed, 1024 insertions(+), 2 deletions(-)
 create mode 100644 drivers/net/ti/am65-cpsw-nuss.c

-- 
2.17.1

             reply	other threads:[~2019-01-31  5:30 UTC|newest]

Thread overview: 11+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-01-31  5:30 Keerthy [this message]
2019-01-31  5:30 ` [U-Boot] [PATCH 1/5] driver: net: ti: cpsw-mdio: use phys_addr_t for mdio_base addr Keerthy
2019-02-01 15:17   ` Tom Rini
2019-01-31  5:30 ` [U-Boot] [PATCH 2/5] net: ethernet: ti: Introduce am654 gigabit eth switch subsystem driver Keerthy
2019-02-01 15:17   ` Tom Rini
2019-01-31  5:30 ` [U-Boot] [PATCH 3/5] arm64: dts: ti: k3-am65: add mcu cpsw node Keerthy
2019-02-01 15:17   ` Tom Rini
2019-01-31  5:30 ` [U-Boot] [PATCH 4/5] arm64: dts: k3-am654-base-board: add mcu cpsw nuss pinmux and phy defs Keerthy
2019-02-01 15:17   ` Tom Rini
2019-01-31  5:30 ` [U-Boot] [PATCH 5/5] configs: am65x_evm_a53: enable networking Keerthy
2019-02-01 15:17   ` Tom Rini

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20190131053032.4587-1-j-keerthy@ti.com \
    --to=j-keerthy@ti.com \
    --cc=u-boot@lists.denx.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.