From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-11.4 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,MIME_BASE64_TEXT,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS, UNPARSEABLE_RELAY,URIBL_BLOCKED,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 7BEB2C4727F for ; Wed, 30 Sep 2020 07:08:00 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 3912720789 for ; Wed, 30 Sep 2020 07:08:00 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="ZIZCpgnb" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728448AbgI3HH7 (ORCPT ); Wed, 30 Sep 2020 03:07:59 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:49257 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1728394AbgI3HHz (ORCPT ); Wed, 30 Sep 2020 03:07:55 -0400 X-UUID: 25480ed19eda47d882ac5b769b8bbab9-20200930 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=Xo0Crp63GjyhvyXgF1/eV6mgLcCaNdoox8Hlv2WH2/U=; b=ZIZCpgnbullaoIyllo6MtJ1qH6u5zxsTE6Z5IQmOslS3BHVa3rAhKi2iMR07G24xXRgXBLdo3K+gnLQ+B27O2GJSX9S2PNFYaWZ9WUdsEJuwbaaYZIbntI0TjSSJDpy5/ii0Idk1i/fYRk0zp9/M4d9d+tMLdJhuT34FyWm2WSg=; X-UUID: 25480ed19eda47d882ac5b769b8bbab9-20200930 Received: from mtkcas10.mediatek.inc [(172.21.101.39)] by mailgw01.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.14 Build 0819 with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 890985540; Wed, 30 Sep 2020 15:07:50 +0800 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs08n1.mediatek.inc (172.21.101.55) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 30 Sep 2020 15:07:28 +0800 Received: from localhost.localdomain (10.17.3.153) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Wed, 30 Sep 2020 15:07:29 +0800 From: Yong Wu To: Joerg Roedel , Matthias Brugger , Rob Herring , Robin Murphy , Krzysztof Kozlowski , Will Deacon CC: Evan Green , Tomasz Figa , , , , , , , , , Nicolas Boichat , , , , Greg Kroah-Hartman , Subject: [PATCH v3 02/24] dt-bindings: memory: mediatek: Convert SMI to DT schema Date: Wed, 30 Sep 2020 15:06:25 +0800 Message-ID: <20200930070647.10188-3-yong.wu@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20200930070647.10188-1-yong.wu@mediatek.com> References: <20200930070647.10188-1-yong.wu@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Content-Transfer-Encoding: base64 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Q29udmVydCBNZWRpYVRlayBTTUkgdG8gRFQgc2NoZW1hLg0KDQpTaWduZWQtb2ZmLWJ5OiBZb25n IFd1IDx5b25nLnd1QG1lZGlhdGVrLmNvbT4NCi0tLQ0KIC4uLi9tZWRpYXRlayxzbWktY29tbW9u LnR4dCAgICAgICAgICAgICAgICAgICB8ICA0OSAtLS0tLS0tLS0NCiAuLi4vbWVkaWF0ZWssc21p LWNvbW1vbi55YW1sICAgICAgICAgICAgICAgICAgfCAxMDAgKysrKysrKysrKysrKysrKysrDQog Li4uL21lbW9yeS1jb250cm9sbGVycy9tZWRpYXRlayxzbWktbGFyYi50eHQgIHwgIDQ5IC0tLS0t LS0tLQ0KIC4uLi9tZW1vcnktY29udHJvbGxlcnMvbWVkaWF0ZWssc21pLWxhcmIueWFtbCB8ICA5 MSArKysrKysrKysrKysrKysrDQogNCBmaWxlcyBjaGFuZ2VkLCAxOTEgaW5zZXJ0aW9ucygrKSwg OTggZGVsZXRpb25zKC0pDQogZGVsZXRlIG1vZGUgMTAwNjQ0IERvY3VtZW50YXRpb24vZGV2aWNl dHJlZS9iaW5kaW5ncy9tZW1vcnktY29udHJvbGxlcnMvbWVkaWF0ZWssc21pLWNvbW1vbi50eHQN CiBjcmVhdGUgbW9kZSAxMDA2NDQgRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL21l bW9yeS1jb250cm9sbGVycy9tZWRpYXRlayxzbWktY29tbW9uLnlhbWwNCiBkZWxldGUgbW9kZSAx MDA2NDQgRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL21lbW9yeS1jb250cm9sbGVy cy9tZWRpYXRlayxzbWktbGFyYi50eHQNCiBjcmVhdGUgbW9kZSAxMDA2NDQgRG9jdW1lbnRhdGlv bi9kZXZpY2V0cmVlL2JpbmRpbmdzL21lbW9yeS1jb250cm9sbGVycy9tZWRpYXRlayxzbWktbGFy Yi55YW1sDQoNCmRpZmYgLS1naXQgYS9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3Mv bWVtb3J5LWNvbnRyb2xsZXJzL21lZGlhdGVrLHNtaS1jb21tb24udHh0IGIvRG9jdW1lbnRhdGlv bi9kZXZpY2V0cmVlL2JpbmRpbmdzL21lbW9yeS1jb250cm9sbGVycy9tZWRpYXRlayxzbWktY29t bW9uLnR4dA0KZGVsZXRlZCBmaWxlIG1vZGUgMTAwNjQ0DQppbmRleCBiNjQ1NzM2ODBiNDIuLjAw MDAwMDAwMDAwMA0KLS0tIGEvRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL21lbW9y eS1jb250cm9sbGVycy9tZWRpYXRlayxzbWktY29tbW9uLnR4dA0KKysrIC9kZXYvbnVsbA0KQEAg LTEsNDkgKzAsMCBAQA0KLVNNSSAoU21hcnQgTXVsdGltZWRpYSBJbnRlcmZhY2UpIENvbW1vbg0K LQ0KLVRoZSBoYXJkd2FyZSBibG9jayBkaWFncmFtIHBsZWFzZSBjaGVjayBiaW5kaW5ncy9pb21t dS9tZWRpYXRlayxpb21tdS50eHQNCi0NCi1NZWRpYXRlayBTTUkgaGF2ZSB0d28gZ2VuZXJhdGlv bnMgb2YgSFcgYXJjaGl0ZWN0dXJlLCBoZXJlIGlzIHRoZSBsaXN0DQotd2hpY2ggZ2VuZXJhdGlv biB0aGUgU29DcyB1c2U6DQotZ2VuZXJhdGlvbiAxOiBtdDI3MDEgYW5kIG10NzYyMy4NCi1nZW5l cmF0aW9uIDI6IG10MjcxMiwgbXQ2Nzc5LCBtdDgxNzMgYW5kIG10ODE4My4NCi0NCi1UaGVyZSdz IHNsaWdodCBkaWZmZXJlbmNlcyBiZXR3ZWVuIHRoZSB0d28gU01JLCBmb3IgZ2VuZXJhdGlvbiAy LCB0aGUNCi1yZWdpc3RlciB3aGljaCBjb250cm9sIHRoZSBpb21tdSBwb3J0IGlzIGF0IGVhY2gg bGFyYidzIHJlZ2lzdGVyIGJhc2UuIEJ1dA0KLWZvciBnZW5lcmF0aW9uIDEsIHRoZSByZWdpc3Rl ciBpcyBhdCBzbWkgYW8gYmFzZShzbWkgYWx3YXlzIG9uIHJlZ2lzdGVyDQotYmFzZSkuIEJlc2lk ZXMgdGhhdCwgdGhlIHNtaSBhc3luYyBjbG9jayBzaG91bGQgYmUgcHJlcGFyZWQgYW5kIGVuYWJs ZWQgZm9yDQotU01JIGdlbmVyYXRpb24gMSB0byB0cmFuc2Zvcm0gdGhlIHNtaSBjbG9jayBpbnRv IGVtaSBjbG9jayBkb21haW4sIGJ1dCB0aGF0IGlzDQotbm90IG5lZWRlZCBmb3IgU01JIGdlbmVy YXRpb24gMi4NCi0NCi1SZXF1aXJlZCBwcm9wZXJ0aWVzOg0KLS0gY29tcGF0aWJsZSA6IG11c3Qg YmUgb25lIG9mIDoNCi0JIm1lZGlhdGVrLG10MjcwMS1zbWktY29tbW9uIg0KLQkibWVkaWF0ZWss bXQyNzEyLXNtaS1jb21tb24iDQotCSJtZWRpYXRlayxtdDY3Nzktc21pLWNvbW1vbiINCi0JIm1l ZGlhdGVrLG10NzYyMy1zbWktY29tbW9uIiwgIm1lZGlhdGVrLG10MjcwMS1zbWktY29tbW9uIg0K LQkibWVkaWF0ZWssbXQ4MTczLXNtaS1jb21tb24iDQotCSJtZWRpYXRlayxtdDgxODMtc21pLWNv bW1vbiINCi0tIHJlZyA6IHRoZSByZWdpc3RlciBhbmQgc2l6ZSBvZiB0aGUgU01JIGJsb2NrLg0K LS0gcG93ZXItZG9tYWlucyA6IGEgcGhhbmRsZSB0byB0aGUgcG93ZXIgZG9tYWluIG9mIHRoaXMg bG9jYWwgYXJiaXRlci4NCi0tIGNsb2NrcyA6IE11c3QgY29udGFpbiBhbiBlbnRyeSBmb3IgZWFj aCBlbnRyeSBpbiBjbG9jay1uYW1lcy4NCi0tIGNsb2NrLW5hbWVzIDogbXVzdCBjb250YWluIDMg ZW50cmllcyBmb3IgZ2VuZXJhdGlvbiAxIHNtaSBIVyBhbmQgMiBlbnRyaWVzDQotICBmb3IgZ2Vu ZXJhdGlvbiAyIHNtaSBIVyBhcyBmb2xsb3dzOg0KLSAgLSAiYXBiIiA6IEFkdmFuY2VkIFBlcmlw aGVyYWwgQnVzIGNsb2NrLCBJdCdzIHRoZSBjbG9jayBmb3Igc2V0dGluZw0KLQkgICAgdGhlIHJl Z2lzdGVyLg0KLSAgLSAic21pIiA6IEl0J3MgdGhlIGNsb2NrIGZvciB0cmFuc2ZlciBkYXRhIGFu ZCBjb21tYW5kLg0KLQkgICAgVGhleSBtYXkgYmUgdGhlIHNhbWUgaWYgYm90aCBzb3VyY2UgY2xv Y2tzIGFyZSB0aGUgc2FtZS4NCi0gIC0gImFzeW5jIiA6IGFzeW5jaHJvbm91cyBjbG9jaywgaXQg aGVscCB0cmFuc2Zvcm0gdGhlIHNtaSBjbG9jayBpbnRvIHRoZSBlbWkNCi0JICAgICAgY2xvY2sg ZG9tYWluLCB0aGlzIGNsb2NrIGlzIG9ubHkgbmVlZGVkIGJ5IGdlbmVyYXRpb24gMSBzbWkgSFcu DQotICBhbmQgdGhlc2UgMiBvcHRpb24gY2xvY2tzIGZvciBnZW5lcmF0aW9uIDIgc21pIEhXOg0K LSAgLSAiZ2FsczAiOiB0aGUgcGF0aDAgY2xvY2sgb2YgR0FMUyhHbG9iYWwgQXN5bmMgTG9jYWwg U3luYykuDQotICAtICJnYWxzMSI6IHRoZSBwYXRoMSBjbG9jayBvZiBHQUxTKEdsb2JhbCBBc3lu YyBMb2NhbCBTeW5jKS4NCi0gIEhlcmUgaXMgdGhlIGxpc3Qgd2hpY2ggaGFzIHRoaXMgR0FMUzog bXQ2Nzc5IGFuZCBtdDgxODMuDQotDQotRXhhbXBsZToNCi0Jc21pX2NvbW1vbjogc21pQDE0MDIy MDAwIHsNCi0JCWNvbXBhdGlibGUgPSAibWVkaWF0ZWssbXQ4MTczLXNtaS1jb21tb24iOw0KLQkJ cmVnID0gPDAgMHgxNDAyMjAwMCAwIDB4MTAwMD47DQotCQlwb3dlci1kb21haW5zID0gPCZzY3Bz eXMgTVQ4MTczX1BPV0VSX0RPTUFJTl9NTT47DQotCQljbG9ja3MgPSA8Jm1tc3lzIENMS19NTV9T TUlfQ09NTU9OPiwNCi0JCQkgPCZtbXN5cyBDTEtfTU1fU01JX0NPTU1PTj47DQotCQljbG9jay1u YW1lcyA9ICJhcGIiLCAic21pIjsNCi0JfTsNCmRpZmYgLS1naXQgYS9Eb2N1bWVudGF0aW9uL2Rl dmljZXRyZWUvYmluZGluZ3MvbWVtb3J5LWNvbnRyb2xsZXJzL21lZGlhdGVrLHNtaS1jb21tb24u eWFtbCBiL0RvY3VtZW50YXRpb24vZGV2aWNldHJlZS9iaW5kaW5ncy9tZW1vcnktY29udHJvbGxl cnMvbWVkaWF0ZWssc21pLWNvbW1vbi55YW1sDQpuZXcgZmlsZSBtb2RlIDEwMDY0NA0KaW5kZXgg MDAwMDAwMDAwMDAwLi43NmVjYzcyMDU0MzgNCi0tLSAvZGV2L251bGwNCisrKyBiL0RvY3VtZW50 YXRpb24vZGV2aWNldHJlZS9iaW5kaW5ncy9tZW1vcnktY29udHJvbGxlcnMvbWVkaWF0ZWssc21p LWNvbW1vbi55YW1sDQpAQCAtMCwwICsxLDEwMCBAQA0KKyMgU1BEWC1MaWNlbnNlLUlkZW50aWZp ZXI6IChHUEwtMi4wLW9ubHkgT1IgQlNELTItQ2xhdXNlKQ0KKyVZQU1MIDEuMg0KKy0tLQ0KKyRp ZDogaHR0cDovL2RldmljZXRyZWUub3JnL3NjaGVtYXMvbWVtb3J5LWNvbnRyb2xsZXJzL21lZGlh dGVrLHNtaS1jb21tb24ueWFtbCMNCiskc2NoZW1hOiBodHRwOi8vZGV2aWNldHJlZS5vcmcvbWV0 YS1zY2hlbWFzL2NvcmUueWFtbCMNCisNCit0aXRsZTogU01JIChTbWFydCBNdWx0aW1lZGlhIElu dGVyZmFjZSkgQ29tbW9uDQorDQorbWFpbnRhaW5lcnM6DQorICAtIFlvbmcgV3UgPHlvbmcud3VA bWVkaWF0ZWsuY29tPg0KKw0KK2Rlc2NyaXB0aW9uOiB8Kw0KKyAgVGhlIGhhcmR3YXJlIGJsb2Nr IGRpYWdyYW0gcGxlYXNlIGNoZWNrIGJpbmRpbmdzL2lvbW11L21lZGlhdGVrLGlvbW11LnlhbWwN CisNCisgIE1lZGlhVGVrIFNNSSBoYXZlIHR3byBnZW5lcmF0aW9ucyBvZiBIVyBhcmNoaXRlY3R1 cmUsIGhlcmUgaXMgdGhlIGxpc3QNCisgIHdoaWNoIGdlbmVyYXRpb24gdGhlIFNvQ3MgdXNlOg0K KyAgZ2VuZXJhdGlvbiAxOiBtdDI3MDEgYW5kIG10NzYyMy4NCisgIGdlbmVyYXRpb24gMjogbXQy NzEyLCBtdDY3NzksIG10ODE3MyBhbmQgbXQ4MTgzLg0KKw0KKyAgVGhlcmUncyBzbGlnaHQgZGlm ZmVyZW5jZXMgYmV0d2VlbiB0aGUgdHdvIFNNSSwgZm9yIGdlbmVyYXRpb24gMiwgdGhlDQorICBy ZWdpc3RlciB3aGljaCBjb250cm9sIHRoZSBpb21tdSBwb3J0IGlzIGF0IGVhY2ggbGFyYidzIHJl Z2lzdGVyIGJhc2UuIEJ1dA0KKyAgZm9yIGdlbmVyYXRpb24gMSwgdGhlIHJlZ2lzdGVyIGlzIGF0 IHNtaSBhbyBiYXNlKHNtaSBhbHdheXMgb24gcmVnaXN0ZXINCisgIGJhc2UpLiBCZXNpZGVzIHRo YXQsIHRoZSBzbWkgYXN5bmMgY2xvY2sgc2hvdWxkIGJlIHByZXBhcmVkIGFuZCBlbmFibGVkIGZv cg0KKyAgU01JIGdlbmVyYXRpb24gMSB0byB0cmFuc2Zvcm0gdGhlIHNtaSBjbG9jayBpbnRvIGVt aSBjbG9jayBkb21haW4sIGJ1dCB0aGF0IGlzDQorICBub3QgbmVlZGVkIGZvciBTTUkgZ2VuZXJh dGlvbiAyLg0KKw0KK3Byb3BlcnRpZXM6DQorICBjb21wYXRpYmxlOg0KKyAgICBvbmVPZjoNCisg ICAgICAtIGVudW06DQorICAgICAgICAgIC0gbWVkaWF0ZWssbXQyNzAxLXNtaS1jb21tb24NCisg ICAgICAgICAgLSBtZWRpYXRlayxtdDI3MTItc21pLWNvbW1vbg0KKyAgICAgICAgICAtIG1lZGlh dGVrLG10Njc3OS1zbWktY29tbW9uDQorICAgICAgICAgIC0gbWVkaWF0ZWssbXQ4MTczLXNtaS1j b21tb24NCisgICAgICAgICAgLSBtZWRpYXRlayxtdDgxODMtc21pLWNvbW1vbg0KKw0KKyAgICAg IC0gZGVzY3JpcHRpb246IGZvciBtdDc2MjMNCisgICAgICAgIGl0ZW1zOg0KKyAgICAgICAgICAt IGNvbnN0OiBtZWRpYXRlayxtdDc2MjMtc21pLWNvbW1vbg0KKyAgICAgICAgICAtIGNvbnN0OiBt ZWRpYXRlayxtdDI3MDEtc21pLWNvbW1vbg0KKw0KKyAgcmVnOg0KKyAgICBtYXhJdGVtczogMQ0K Kw0KKyAgY2xvY2tzOg0KKyAgICBkZXNjcmlwdGlvbjogfA0KKyAgICAgIGFwYiBhbmQgc21pIGFy ZSBtYW5kYXRvcnkuIHRoZSBhc3luYyBpcyBvbmx5IGZvciBnZW5lcmF0aW9uIDEgc21pIEhXLg0K KyAgICAgIGdhbHMoZ2xvYmFsIGFzeW5jIGxvY2FsIHN5bmMpIGFsc28gaXMgb3B0aW9uYWwsIGhl cmUgaXMgdGhlIGxpc3Qgd2hpY2gNCisgICAgICByZXF1aXJlIGdhbHM6IG10Njc3OSBhbmQgbXQ4 MTgzLg0KKyAgICBtaW5JdGVtczogMg0KKyAgICBtYXhJdGVtczogNA0KKyAgICBpdGVtczoNCisg ICAgICAtIGRlc2NyaXB0aW9uOiBhcGIgaXMgQWR2YW5jZWQgUGVyaXBoZXJhbCBCdXMgY2xvY2ss IEl0J3MgdGhlIGNsb2NrIGZvcg0KKyAgICAgICAgICBzZXR0aW5nIHRoZSByZWdpc3Rlci4NCisg ICAgICAtIGRlc2NyaXB0aW9uOiBzbWkgaXMgdGhlIGNsb2NrIGZvciB0cmFuc2ZlciBkYXRhIGFu ZCBjb21tYW5kLg0KKyAgICAgIC0gZGVzY3JpcHRpb246IGFzeW5jIGlzIGFzeW5jaHJvbm91cyBj bG9jaywgaXQgaGVscCB0cmFuc2Zvcm0gdGhlIHNtaSBjbG9jaw0KKyAgICAgICAgICBpbnRvIHRo ZSBlbWkgY2xvY2sgZG9tYWluLg0KKyAgICAgIC0gZGVzY3JpcHRpb246IGdhbHMwIGlzIHRoZSBw YXRoMCBjbG9jayBvZiBnYWxzLg0KKyAgICAgIC0gZGVzY3JpcHRpb246IGdhbHMxIGlzIHRoZSBw YXRoMSBjbG9jayBvZiBnYWxzLg0KKw0KKyAgY2xvY2stbmFtZXM6DQorICAgIG9uZU9mOg0KKyAg ICAgIC0gaXRlbXM6DQorICAgICAgICAgIC0gY29uc3Q6IGFwYg0KKyAgICAgICAgICAtIGNvbnN0 OiBzbWkNCisgICAgICAtIGl0ZW1zOg0KKyAgICAgICAgICAtIGNvbnN0OiBhcGINCisgICAgICAg ICAgLSBjb25zdDogc21pDQorICAgICAgICAgIC0gY29uc3Q6IGFzeW5jDQorICAgICAgLSBpdGVt czoNCisgICAgICAgICAgLSBjb25zdDogYXBiDQorICAgICAgICAgIC0gY29uc3Q6IHNtaQ0KKyAg ICAgICAgICAtIGNvbnN0OiBnYWxzMA0KKyAgICAgICAgICAtIGNvbnN0OiBnYWxzMQ0KKw0KKyAg cG93ZXItZG9tYWluczoNCisgICAgbWF4SXRlbXM6IDENCisNCityZXF1aXJlZDoNCisgIC0gY29t cGF0aWJsZQ0KKyAgLSByZWcNCisgIC0gY2xvY2tzDQorICAtIGNsb2NrLW5hbWVzDQorICAtIHBv d2VyLWRvbWFpbnMNCisNCithZGRpdGlvbmFsUHJvcGVydGllczogZmFsc2UNCisNCitleGFtcGxl czoNCisgIC0gfA0KKyAgICAjaW5jbHVkZSA8ZHQtYmluZGluZ3MvY2xvY2svbXQ4MTczLWNsay5o Pg0KKyAgICAjaW5jbHVkZSA8ZHQtYmluZGluZ3MvcG93ZXIvbXQ4MTczLXBvd2VyLmg+DQorDQor ICAgIHNtaV9jb21tb246IHNtaUAxNDAyMjAwMCB7DQorICAgICAgICAgICAgY29tcGF0aWJsZSA9 ICJtZWRpYXRlayxtdDgxNzMtc21pLWNvbW1vbiI7DQorICAgICAgICAgICAgcmVnID0gPDB4MTQw MjIwMDAgMHgxMDAwPjsNCisgICAgICAgICAgICBwb3dlci1kb21haW5zID0gPCZzY3BzeXMgTVQ4 MTczX1BPV0VSX0RPTUFJTl9NTT47DQorICAgICAgICAgICAgY2xvY2tzID0gPCZtbXN5cyBDTEtf TU1fU01JX0NPTU1PTj4sDQorICAgICAgICAgICAgICAgICAgICAgPCZtbXN5cyBDTEtfTU1fU01J X0NPTU1PTj47DQorICAgICAgICAgICAgY2xvY2stbmFtZXMgPSAiYXBiIiwgInNtaSI7DQorICAg IH07DQpkaWZmIC0tZ2l0IGEvRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL21lbW9y eS1jb250cm9sbGVycy9tZWRpYXRlayxzbWktbGFyYi50eHQgYi9Eb2N1bWVudGF0aW9uL2Rldmlj ZXRyZWUvYmluZGluZ3MvbWVtb3J5LWNvbnRyb2xsZXJzL21lZGlhdGVrLHNtaS1sYXJiLnR4dA0K ZGVsZXRlZCBmaWxlIG1vZGUgMTAwNjQ0DQppbmRleCA4ZjE5ZGZlN2Q4MGUuLjAwMDAwMDAwMDAw MA0KLS0tIGEvRG9jdW1lbnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL21lbW9yeS1jb250cm9s bGVycy9tZWRpYXRlayxzbWktbGFyYi50eHQNCisrKyAvZGV2L251bGwNCkBAIC0xLDQ5ICswLDAg QEANCi1TTUkgKFNtYXJ0IE11bHRpbWVkaWEgSW50ZXJmYWNlKSBMb2NhbCBBcmJpdGVyDQotDQot VGhlIGhhcmR3YXJlIGJsb2NrIGRpYWdyYW0gcGxlYXNlIGNoZWNrIGJpbmRpbmdzL2lvbW11L21l ZGlhdGVrLGlvbW11LnR4dA0KLQ0KLVJlcXVpcmVkIHByb3BlcnRpZXM6DQotLSBjb21wYXRpYmxl IDogbXVzdCBiZSBvbmUgb2YgOg0KLQkJIm1lZGlhdGVrLG10MjcwMS1zbWktbGFyYiINCi0JCSJt ZWRpYXRlayxtdDI3MTItc21pLWxhcmIiDQotCQkibWVkaWF0ZWssbXQ2Nzc5LXNtaS1sYXJiIg0K LQkJIm1lZGlhdGVrLG10NzYyMy1zbWktbGFyYiIsICJtZWRpYXRlayxtdDI3MDEtc21pLWxhcmIi DQotCQkibWVkaWF0ZWssbXQ4MTczLXNtaS1sYXJiIg0KLQkJIm1lZGlhdGVrLG10ODE4My1zbWkt bGFyYiINCi0tIHJlZyA6IHRoZSByZWdpc3RlciBhbmQgc2l6ZSBvZiB0aGlzIGxvY2FsIGFyYml0 ZXIuDQotLSBtZWRpYXRlayxzbWkgOiBhIHBoYW5kbGUgdG8gdGhlIHNtaV9jb21tb24gbm9kZS4N Ci0tIHBvd2VyLWRvbWFpbnMgOiBhIHBoYW5kbGUgdG8gdGhlIHBvd2VyIGRvbWFpbiBvZiB0aGlz IGxvY2FsIGFyYml0ZXIuDQotLSBjbG9ja3MgOiBNdXN0IGNvbnRhaW4gYW4gZW50cnkgZm9yIGVh Y2ggZW50cnkgaW4gY2xvY2stbmFtZXMuDQotLSBjbG9jay1uYW1lczogbXVzdCBjb250YWluIDIg ZW50cmllcywgYXMgZm9sbG93czoNCi0gIC0gImFwYiIgOiBBZHZhbmNlZCBQZXJpcGhlcmFsIEJ1 cyBjbG9jaywgSXQncyB0aGUgY2xvY2sgZm9yIHNldHRpbmcNCi0JICAgIHRoZSByZWdpc3Rlci4N Ci0gIC0gInNtaSIgOiBJdCdzIHRoZSBjbG9jayBmb3IgdHJhbnNmZXIgZGF0YSBhbmQgY29tbWFu ZC4NCi0gIGFuZCB0aGlzIG9wdGlvbmFsIGNsb2NrIG5hbWU6DQotICAtICJnYWxzIjogdGhlIGNs b2NrIGZvciBHQUxTKEdsb2JhbCBBc3luYyBMb2NhbCBTeW5jKS4NCi0gIEhlcmUgaXMgdGhlIGxp c3Qgd2hpY2ggaGFzIHRoaXMgR0FMUzogbXQ4MTgzLg0KLQ0KLVJlcXVpcmVkIHByb3BlcnR5IGZv ciBtdDI3MDEsIG10MjcxMiwgbXQ2Nzc5IGFuZCBtdDc2MjM6DQotLSBtZWRpYXRlayxsYXJiLWlk IDp0aGUgaGFyZHdhcmUgaWQgb2YgdGhpcyBsYXJiLg0KLQ0KLUV4YW1wbGU6DQotCWxhcmIxOiBs YXJiQDE2MDEwMDAwIHsNCi0JCWNvbXBhdGlibGUgPSAibWVkaWF0ZWssbXQ4MTczLXNtaS1sYXJi IjsNCi0JCXJlZyA9IDwwIDB4MTYwMTAwMDAgMCAweDEwMDA+Ow0KLQkJbWVkaWF0ZWssc21pID0g PCZzbWlfY29tbW9uPjsNCi0JCXBvd2VyLWRvbWFpbnMgPSA8JnNjcHN5cyBNVDgxNzNfUE9XRVJf RE9NQUlOX1ZERUM+Ow0KLQkJY2xvY2tzID0gPCZ2ZGVjc3lzIENMS19WREVDX0NLRU4+LA0KLQkJ CSA8JnZkZWNzeXMgQ0xLX1ZERUNfTEFSQl9DS0VOPjsNCi0JCWNsb2NrLW5hbWVzID0gImFwYiIs ICJzbWkiOw0KLQl9Ow0KLQ0KLUV4YW1wbGUgZm9yIG10MjcwMToNCi0JbGFyYjA6IGxhcmJAMTQw MTAwMDAgew0KLQkJY29tcGF0aWJsZSA9ICJtZWRpYXRlayxtdDI3MDEtc21pLWxhcmIiOw0KLQkJ cmVnID0gPDAgMHgxNDAxMDAwMCAwIDB4MTAwMD47DQotCQltZWRpYXRlayxzbWkgPSA8JnNtaV9j b21tb24+Ow0KLQkJbWVkaWF0ZWssbGFyYi1pZCA9IDwwPjsNCi0JCWNsb2NrcyA9IDwmbW1zeXMg Q0xLX01NX1NNSV9MQVJCMD4sDQotCQkJIDwmbW1zeXMgQ0xLX01NX1NNSV9MQVJCMD47DQotCQlj bG9jay1uYW1lcyA9ICJhcGIiLCAic21pIjsNCi0JCXBvd2VyLWRvbWFpbnMgPSA8JnNjcHN5cyBN VDI3MDFfUE9XRVJfRE9NQUlOX0RJU1A+Ow0KLQl9Ow0KZGlmZiAtLWdpdCBhL0RvY3VtZW50YXRp b24vZGV2aWNldHJlZS9iaW5kaW5ncy9tZW1vcnktY29udHJvbGxlcnMvbWVkaWF0ZWssc21pLWxh cmIueWFtbCBiL0RvY3VtZW50YXRpb24vZGV2aWNldHJlZS9iaW5kaW5ncy9tZW1vcnktY29udHJv bGxlcnMvbWVkaWF0ZWssc21pLWxhcmIueWFtbA0KbmV3IGZpbGUgbW9kZSAxMDA2NDQNCmluZGV4 IDAwMDAwMDAwMDAwMC4uNTA3OTNhMGU2NzU5DQotLS0gL2Rldi9udWxsDQorKysgYi9Eb2N1bWVu dGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvbWVtb3J5LWNvbnRyb2xsZXJzL21lZGlhdGVrLHNt aS1sYXJiLnlhbWwNCkBAIC0wLDAgKzEsOTEgQEANCisjIFNQRFgtTGljZW5zZS1JZGVudGlmaWVy OiAoR1BMLTIuMC1vbmx5IE9SIEJTRC0yLUNsYXVzZSkNCislWUFNTCAxLjINCistLS0NCiskaWQ6 IGh0dHA6Ly9kZXZpY2V0cmVlLm9yZy9zY2hlbWFzL21lbW9yeS1jb250cm9sbGVycy9tZWRpYXRl ayxzbWktbGFyYi55YW1sIw0KKyRzY2hlbWE6IGh0dHA6Ly9kZXZpY2V0cmVlLm9yZy9tZXRhLXNj aGVtYXMvY29yZS55YW1sIw0KKw0KK3RpdGxlOiBTTUkgKFNtYXJ0IE11bHRpbWVkaWEgSW50ZXJm YWNlKSBMb2NhbCBBcmJpdGVyDQorDQorbWFpbnRhaW5lcnM6DQorICAtIFlvbmcgV3UgPHlvbmcu d3VAbWVkaWF0ZWsuY29tPg0KKw0KK2Rlc2NyaXB0aW9uOiB8Kw0KKyAgVGhlIGhhcmR3YXJlIGJs b2NrIGRpYWdyYW0gcGxlYXNlIGNoZWNrIGJpbmRpbmdzL2lvbW11L21lZGlhdGVrLGlvbW11Lnlh bWwNCisNCitwcm9wZXJ0aWVzOg0KKyAgY29tcGF0aWJsZToNCisgICAgb25lT2Y6DQorICAgICAg LSBlbnVtOg0KKyAgICAgICAgICAtIG1lZGlhdGVrLG10MjcwMS1zbWktbGFyYg0KKyAgICAgICAg ICAtIG1lZGlhdGVrLG10MjcxMi1zbWktbGFyYg0KKyAgICAgICAgICAtIG1lZGlhdGVrLG10Njc3 OS1zbWktbGFyYg0KKyAgICAgICAgICAtIG1lZGlhdGVrLG10ODE3My1zbWktbGFyYg0KKyAgICAg ICAgICAtIG1lZGlhdGVrLG10ODE4My1zbWktbGFyYg0KKw0KKyAgICAgIC0gZGVzY3JpcHRpb246 IGZvciBtdDc2MjMNCisgICAgICAgIGl0ZW1zOg0KKyAgICAgICAgICAtIGNvbnN0OiBtZWRpYXRl ayxtdDc2MjMtc21pLWxhcmINCisgICAgICAgICAgLSBjb25zdDogbWVkaWF0ZWssbXQyNzAxLXNt aS1sYXJiDQorDQorICByZWc6DQorICAgIG1heEl0ZW1zOiAxDQorDQorICBjbG9ja3M6DQorICAg IGRlc2NyaXB0aW9uOiB8DQorICAgICAgYXBiIGFuZCBzbWkgYXJlIG1hbmRhdG9yeS4gZ2Fscyhn bG9iYWwgYXN5bmMgbG9jYWwgc3luYykgaXMgb3B0aW9uYWwsDQorICAgICAgaGVyZSBpcyB0aGUg bGlzdCB3aGljaCByZXF1aXJlIGdhbHM6IG10ODE4My4NCisgICAgbWluSXRlbXM6IDINCisgICAg bWF4SXRlbXM6IDMNCisgICAgaXRlbXM6DQorICAgICAgIC0gZGVzY3JpcHRpb246IGFwYiBpcyBB ZHZhbmNlZCBQZXJpcGhlcmFsIEJ1cyBjbG9jaywgSXQncyB0aGUgY2xvY2sgZm9yDQorICAgICAg ICAgICBzZXR0aW5nIHRoZSByZWdpc3Rlci4NCisgICAgICAgLSBkZXNjcmlwdGlvbjogc21pIGlz IHRoZSBjbG9jayBmb3IgdHJhbnNmZXIgZGF0YSBhbmQgY29tbWFuZC4NCisgICAgICAgLSBkZXNj cmlwdGlvbjogdGhlIGNsb2NrIGZvciBnYWxzLg0KKw0KKyAgY2xvY2stbmFtZXM6DQorICAgIG9u ZU9mOg0KKyAgICAgIC0gaXRlbXM6DQorICAgICAgICAgLSBjb25zdDogYXBiDQorICAgICAgICAg LSBjb25zdDogc21pDQorICAgICAgLSBpdGVtczoNCisgICAgICAgICAtIGNvbnN0OiBhcGINCisg ICAgICAgICAtIGNvbnN0OiBzbWkNCisgICAgICAgICAtIGNvbnN0OiBnYWxzDQorDQorICBwb3dl ci1kb21haW5zOg0KKyAgICBtYXhJdGVtczogMQ0KKw0KKyAgbWVkaWF0ZWssc21pOg0KKyAgICAk cmVmOiAvc2NoZW1hcy90eXBlcy55YW1sIy9kZWZpbml0aW9ucy9waGFuZGxlLWFycmF5DQorICAg IGRlc2NyaXB0aW9uOiBhIHBoYW5kbGUgdG8gdGhlIHNtaV9jb21tb24gbm9kZS4NCisNCisgIG1l ZGlhdGVrLGxhcmItaWQ6DQorICAgICRyZWY6IC9zY2hlbWFzL3R5cGVzLnlhbWwjL2RlZmluaXRp b25zL3VpbnQzMg0KKyAgICBtaW5pbXVtOiAwDQorICAgIG1heGltdW06IDE1DQorICAgIGRlc2Ny aXB0aW9uOiB0aGUgaGFyZHdhcmUgaWQgb2YgdGhpcyBsYXJiLg0KKyAgICAgIFJlcXVpcmVkIHBy b3BlcnR5IGZvciBtdDI3MDEsIG10MjcxMiwgbXQ2Nzc5IGFuZCBtdDc2MjMuDQorDQorcmVxdWly ZWQ6DQorICAtIGNvbXBhdGlibGUNCisgIC0gcmVnDQorICAtIGNsb2Nrcw0KKyAgLSBjbG9jay1u YW1lcw0KKyAgLSBwb3dlci1kb21haW5zDQorDQorYWRkaXRpb25hbFByb3BlcnRpZXM6IGZhbHNl DQorDQorZXhhbXBsZXM6DQorICAtIHwNCisgICAgI2luY2x1ZGUgPGR0LWJpbmRpbmdzL2Nsb2Nr L210ODE3My1jbGsuaD4NCisgICAgI2luY2x1ZGUgPGR0LWJpbmRpbmdzL3Bvd2VyL210ODE3My1w b3dlci5oPg0KKw0KKyAgICBsYXJiMTogbGFyYkAxNjAxMDAwMCB7DQorICAgICAgY29tcGF0aWJs ZSA9ICJtZWRpYXRlayxtdDgxNzMtc21pLWxhcmIiOw0KKyAgICAgIHJlZyA9IDwweDE2MDEwMDAw IDB4MTAwMD47DQorICAgICAgbWVkaWF0ZWssc21pID0gPCZzbWlfY29tbW9uPjsNCisgICAgICBw b3dlci1kb21haW5zID0gPCZzY3BzeXMgTVQ4MTczX1BPV0VSX0RPTUFJTl9WREVDPjsNCisgICAg ICBjbG9ja3MgPSA8JnZkZWNzeXMgQ0xLX1ZERUNfQ0tFTj4sDQorICAgICAgICAgICAgICAgPCZ2 ZGVjc3lzIENMS19WREVDX0xBUkJfQ0tFTj47DQorICAgICAgY2xvY2stbmFtZXMgPSAiYXBiIiwg InNtaSI7DQorICAgIH07DQotLSANCjIuMTguMA0K From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-12.8 required=3.0 tests=BAYES_00,DKIM_INVALID, DKIM_SIGNED,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY,URIBL_BLOCKED, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id ACD9AC2D0A8 for ; Wed, 30 Sep 2020 07:08:04 +0000 (UTC) Received: from silver.osuosl.org (smtp3.osuosl.org [140.211.166.136]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 2CA7F20789 for ; Wed, 30 Sep 2020 07:08:04 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="ZIZCpgnb" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 2CA7F20789 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=iommu-bounces@lists.linux-foundation.org Received: from localhost (localhost [127.0.0.1]) by silver.osuosl.org (Postfix) with ESMTP id D758D214F6; Wed, 30 Sep 2020 07:08:03 +0000 (UTC) X-Virus-Scanned: amavisd-new at osuosl.org Received: from silver.osuosl.org ([127.0.0.1]) by localhost (.osuosl.org [127.0.0.1]) (amavisd-new, port 10024) with ESMTP id JB4TMVV5+BIb; Wed, 30 Sep 2020 07:07:59 +0000 (UTC) Received: from lists.linuxfoundation.org (lf-lists.osuosl.org [140.211.9.56]) by silver.osuosl.org (Postfix) with ESMTP id 1B59520446; Wed, 30 Sep 2020 07:07:59 +0000 (UTC) Received: from lf-lists.osuosl.org (localhost [127.0.0.1]) by lists.linuxfoundation.org (Postfix) with ESMTP id 0072AC0889; Wed, 30 Sep 2020 07:07:58 +0000 (UTC) Received: from whitealder.osuosl.org (smtp1.osuosl.org [140.211.166.138]) by lists.linuxfoundation.org (Postfix) with ESMTP id 79F6DC0051 for ; Wed, 30 Sep 2020 07:07:56 +0000 (UTC) Received: from localhost (localhost [127.0.0.1]) by whitealder.osuosl.org (Postfix) with ESMTP id 717BC8683F for ; Wed, 30 Sep 2020 07:07:56 +0000 (UTC) X-Virus-Scanned: amavisd-new at osuosl.org Received: from whitealder.osuosl.org ([127.0.0.1]) by localhost (.osuosl.org [127.0.0.1]) (amavisd-new, port 10024) with ESMTP id PnL7RVLUtGJp for ; Wed, 30 Sep 2020 07:07:53 +0000 (UTC) X-Greylist: domain auto-whitelisted by SQLgrey-1.7.6 Received: from mailgw01.mediatek.com (unknown [210.61.82.183]) by whitealder.osuosl.org (Postfix) with ESMTP id 29EAC86822 for ; Wed, 30 Sep 2020 07:07:53 +0000 (UTC) X-UUID: 25480ed19eda47d882ac5b769b8bbab9-20200930 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=Xo0Crp63GjyhvyXgF1/eV6mgLcCaNdoox8Hlv2WH2/U=; b=ZIZCpgnbullaoIyllo6MtJ1qH6u5zxsTE6Z5IQmOslS3BHVa3rAhKi2iMR07G24xXRgXBLdo3K+gnLQ+B27O2GJSX9S2PNFYaWZ9WUdsEJuwbaaYZIbntI0TjSSJDpy5/ii0Idk1i/fYRk0zp9/M4d9d+tMLdJhuT34FyWm2WSg=; X-UUID: 25480ed19eda47d882ac5b769b8bbab9-20200930 Received: from mtkcas10.mediatek.inc [(172.21.101.39)] by mailgw01.mediatek.com (envelope-from ) (Cellopoint E-mail Firewall v4.1.14 Build 0819 with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 890985540; Wed, 30 Sep 2020 15:07:50 +0800 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs08n1.mediatek.inc (172.21.101.55) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 30 Sep 2020 15:07:28 +0800 Received: from localhost.localdomain (10.17.3.153) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Wed, 30 Sep 2020 15:07:29 +0800 From: Yong Wu To: Joerg Roedel , Matthias Brugger , Rob Herring , Robin Murphy , Krzysztof Kozlowski , Will Deacon Subject: [PATCH v3 02/24] dt-bindings: memory: mediatek: Convert SMI to DT schema Date: Wed, 30 Sep 2020 15:06:25 +0800 Message-ID: <20200930070647.10188-3-yong.wu@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20200930070647.10188-1-yong.wu@mediatek.com> References: <20200930070647.10188-1-yong.wu@mediatek.com> MIME-Version: 1.0 X-MTK: N Cc: youlin.pei@mediatek.com, devicetree@vger.kernel.org, Nicolas Boichat , srv_heupstream@mediatek.com, chao.hao@mediatek.com, kernel-team@android.com, linux-kernel@vger.kernel.org, Evan Green , Tomasz Figa , iommu@lists.linux-foundation.org, linux-mediatek@lists.infradead.org, ming-fan.chen@mediatek.com, anan.sun@mediatek.com, Greg Kroah-Hartman , linux-arm-kernel@lists.infradead.org X-BeenThere: iommu@lists.linux-foundation.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: Development issues for Linux IOMMU support List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Errors-To: iommu-bounces@lists.linux-foundation.org Sender: "iommu" Convert MediaTek SMI to DT schema. Signed-off-by: Yong Wu --- .../mediatek,smi-common.txt | 49 --------- .../mediatek,smi-common.yaml | 100 ++++++++++++++++++ .../memory-controllers/mediatek,smi-larb.txt | 49 --------- .../memory-controllers/mediatek,smi-larb.yaml | 91 ++++++++++++++++ 4 files changed, 191 insertions(+), 98 deletions(-) delete mode 100644 Documentation/devicetree/bindings/memory-controllers/mediatek,smi-common.txt create mode 100644 Documentation/devicetree/bindings/memory-controllers/mediatek,smi-common.yaml delete mode 100644 Documentation/devicetree/bindings/memory-controllers/mediatek,smi-larb.txt create mode 100644 Documentation/devicetree/bindings/memory-controllers/mediatek,smi-larb.yaml diff --git a/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-common.txt b/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-common.txt deleted file mode 100644 index b64573680b42..000000000000 --- a/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-common.txt +++ /dev/null @@ -1,49 +0,0 @@ -SMI (Smart Multimedia Interface) Common - -The hardware block diagram please check bindings/iommu/mediatek,iommu.txt - -Mediatek SMI have two generations of HW architecture, here is the list -which generation the SoCs use: -generation 1: mt2701 and mt7623. -generation 2: mt2712, mt6779, mt8173 and mt8183. - -There's slight differences between the two SMI, for generation 2, the -register which control the iommu port is at each larb's register base. But -for generation 1, the register is at smi ao base(smi always on register -base). Besides that, the smi async clock should be prepared and enabled for -SMI generation 1 to transform the smi clock into emi clock domain, but that is -not needed for SMI generation 2. - -Required properties: -- compatible : must be one of : - "mediatek,mt2701-smi-common" - "mediatek,mt2712-smi-common" - "mediatek,mt6779-smi-common" - "mediatek,mt7623-smi-common", "mediatek,mt2701-smi-common" - "mediatek,mt8173-smi-common" - "mediatek,mt8183-smi-common" -- reg : the register and size of the SMI block. -- power-domains : a phandle to the power domain of this local arbiter. -- clocks : Must contain an entry for each entry in clock-names. -- clock-names : must contain 3 entries for generation 1 smi HW and 2 entries - for generation 2 smi HW as follows: - - "apb" : Advanced Peripheral Bus clock, It's the clock for setting - the register. - - "smi" : It's the clock for transfer data and command. - They may be the same if both source clocks are the same. - - "async" : asynchronous clock, it help transform the smi clock into the emi - clock domain, this clock is only needed by generation 1 smi HW. - and these 2 option clocks for generation 2 smi HW: - - "gals0": the path0 clock of GALS(Global Async Local Sync). - - "gals1": the path1 clock of GALS(Global Async Local Sync). - Here is the list which has this GALS: mt6779 and mt8183. - -Example: - smi_common: smi@14022000 { - compatible = "mediatek,mt8173-smi-common"; - reg = <0 0x14022000 0 0x1000>; - power-domains = <&scpsys MT8173_POWER_DOMAIN_MM>; - clocks = <&mmsys CLK_MM_SMI_COMMON>, - <&mmsys CLK_MM_SMI_COMMON>; - clock-names = "apb", "smi"; - }; diff --git a/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-common.yaml b/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-common.yaml new file mode 100644 index 000000000000..76ecc7205438 --- /dev/null +++ b/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-common.yaml @@ -0,0 +1,100 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/memory-controllers/mediatek,smi-common.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: SMI (Smart Multimedia Interface) Common + +maintainers: + - Yong Wu + +description: |+ + The hardware block diagram please check bindings/iommu/mediatek,iommu.yaml + + MediaTek SMI have two generations of HW architecture, here is the list + which generation the SoCs use: + generation 1: mt2701 and mt7623. + generation 2: mt2712, mt6779, mt8173 and mt8183. + + There's slight differences between the two SMI, for generation 2, the + register which control the iommu port is at each larb's register base. But + for generation 1, the register is at smi ao base(smi always on register + base). Besides that, the smi async clock should be prepared and enabled for + SMI generation 1 to transform the smi clock into emi clock domain, but that is + not needed for SMI generation 2. + +properties: + compatible: + oneOf: + - enum: + - mediatek,mt2701-smi-common + - mediatek,mt2712-smi-common + - mediatek,mt6779-smi-common + - mediatek,mt8173-smi-common + - mediatek,mt8183-smi-common + + - description: for mt7623 + items: + - const: mediatek,mt7623-smi-common + - const: mediatek,mt2701-smi-common + + reg: + maxItems: 1 + + clocks: + description: | + apb and smi are mandatory. the async is only for generation 1 smi HW. + gals(global async local sync) also is optional, here is the list which + require gals: mt6779 and mt8183. + minItems: 2 + maxItems: 4 + items: + - description: apb is Advanced Peripheral Bus clock, It's the clock for + setting the register. + - description: smi is the clock for transfer data and command. + - description: async is asynchronous clock, it help transform the smi clock + into the emi clock domain. + - description: gals0 is the path0 clock of gals. + - description: gals1 is the path1 clock of gals. + + clock-names: + oneOf: + - items: + - const: apb + - const: smi + - items: + - const: apb + - const: smi + - const: async + - items: + - const: apb + - const: smi + - const: gals0 + - const: gals1 + + power-domains: + maxItems: 1 + +required: + - compatible + - reg + - clocks + - clock-names + - power-domains + +additionalProperties: false + +examples: + - | + #include + #include + + smi_common: smi@14022000 { + compatible = "mediatek,mt8173-smi-common"; + reg = <0x14022000 0x1000>; + power-domains = <&scpsys MT8173_POWER_DOMAIN_MM>; + clocks = <&mmsys CLK_MM_SMI_COMMON>, + <&mmsys CLK_MM_SMI_COMMON>; + clock-names = "apb", "smi"; + }; diff --git a/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-larb.txt b/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-larb.txt deleted file mode 100644 index 8f19dfe7d80e..000000000000 --- a/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-larb.txt +++ /dev/null @@ -1,49 +0,0 @@ -SMI (Smart Multimedia Interface) Local Arbiter - -The hardware block diagram please check bindings/iommu/mediatek,iommu.txt - -Required properties: -- compatible : must be one of : - "mediatek,mt2701-smi-larb" - "mediatek,mt2712-smi-larb" - "mediatek,mt6779-smi-larb" - "mediatek,mt7623-smi-larb", "mediatek,mt2701-smi-larb" - "mediatek,mt8173-smi-larb" - "mediatek,mt8183-smi-larb" -- reg : the register and size of this local arbiter. -- mediatek,smi : a phandle to the smi_common node. -- power-domains : a phandle to the power domain of this local arbiter. -- clocks : Must contain an entry for each entry in clock-names. -- clock-names: must contain 2 entries, as follows: - - "apb" : Advanced Peripheral Bus clock, It's the clock for setting - the register. - - "smi" : It's the clock for transfer data and command. - and this optional clock name: - - "gals": the clock for GALS(Global Async Local Sync). - Here is the list which has this GALS: mt8183. - -Required property for mt2701, mt2712, mt6779 and mt7623: -- mediatek,larb-id :the hardware id of this larb. - -Example: - larb1: larb@16010000 { - compatible = "mediatek,mt8173-smi-larb"; - reg = <0 0x16010000 0 0x1000>; - mediatek,smi = <&smi_common>; - power-domains = <&scpsys MT8173_POWER_DOMAIN_VDEC>; - clocks = <&vdecsys CLK_VDEC_CKEN>, - <&vdecsys CLK_VDEC_LARB_CKEN>; - clock-names = "apb", "smi"; - }; - -Example for mt2701: - larb0: larb@14010000 { - compatible = "mediatek,mt2701-smi-larb"; - reg = <0 0x14010000 0 0x1000>; - mediatek,smi = <&smi_common>; - mediatek,larb-id = <0>; - clocks = <&mmsys CLK_MM_SMI_LARB0>, - <&mmsys CLK_MM_SMI_LARB0>; - clock-names = "apb", "smi"; - power-domains = <&scpsys MT2701_POWER_DOMAIN_DISP>; - }; diff --git a/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-larb.yaml b/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-larb.yaml new file mode 100644 index 000000000000..50793a0e6759 --- /dev/null +++ b/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-larb.yaml @@ -0,0 +1,91 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/memory-controllers/mediatek,smi-larb.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: SMI (Smart Multimedia Interface) Local Arbiter + +maintainers: + - Yong Wu + +description: |+ + The hardware block diagram please check bindings/iommu/mediatek,iommu.yaml + +properties: + compatible: + oneOf: + - enum: + - mediatek,mt2701-smi-larb + - mediatek,mt2712-smi-larb + - mediatek,mt6779-smi-larb + - mediatek,mt8173-smi-larb + - mediatek,mt8183-smi-larb + + - description: for mt7623 + items: + - const: mediatek,mt7623-smi-larb + - const: mediatek,mt2701-smi-larb + + reg: + maxItems: 1 + + clocks: + description: | + apb and smi are mandatory. gals(global async local sync) is optional, + here is the list which require gals: mt8183. + minItems: 2 + maxItems: 3 + items: + - description: apb is Advanced Peripheral Bus clock, It's the clock for + setting the register. + - description: smi is the clock for transfer data and command. + - description: the clock for gals. + + clock-names: + oneOf: + - items: + - const: apb + - const: smi + - items: + - const: apb + - const: smi + - const: gals + + power-domains: + maxItems: 1 + + mediatek,smi: + $ref: /schemas/types.yaml#/definitions/phandle-array + description: a phandle to the smi_common node. + + mediatek,larb-id: + $ref: /schemas/types.yaml#/definitions/uint32 + minimum: 0 + maximum: 15 + description: the hardware id of this larb. + Required property for mt2701, mt2712, mt6779 and mt7623. + +required: + - compatible + - reg + - clocks + - clock-names + - power-domains + +additionalProperties: false + +examples: + - | + #include + #include + + larb1: larb@16010000 { + compatible = "mediatek,mt8173-smi-larb"; + reg = <0x16010000 0x1000>; + mediatek,smi = <&smi_common>; + power-domains = <&scpsys MT8173_POWER_DOMAIN_VDEC>; + clocks = <&vdecsys CLK_VDEC_CKEN>, + <&vdecsys CLK_VDEC_LARB_CKEN>; + clock-names = "apb", "smi"; + }; -- 2.18.0 _______________________________________________ iommu mailing list iommu@lists.linux-foundation.org https://lists.linuxfoundation.org/mailman/listinfo/iommu From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.5 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id B1B0EC4727C for ; Wed, 30 Sep 2020 07:08:10 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 2975B20789 for ; Wed, 30 Sep 2020 07:08:10 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="wMWhFEhF"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="ZIZCpgnb" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 2975B20789 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=sg1OrRtmagkmcPMsoRYxhzDrLdtnmdCPijoVt3iCwpc=; b=wMWhFEhFge31CRABu6Q+2ReqC Zgsbk8yfRQRsBCuio4u+PDJXtctFtOnJvNgZyRi50mTeKgJEf2xKXcdpekvDWBvH4AjD7n4rbVplm o3HVU3JF8AzZKiiI7/IIkzapn4ucyPH3GgCVMc5PmQdPWf4Cj9h5rqtv+UyE1t1djhQ43PvzMbnHB H4nv4krM69JCZUHjEoOWtGYAXECJ28d5ou2UJeh7wFUYGhpMKhMH/2/Z6uvvrOVpscqpQm4XXD8Bp EafqsIWSpV1DQ9cMFfkXbjoqWgZPY9owRTFMO3+rw0i3SNFCmaIk4MXJTDRIlq95W6IyrLe8i/3Yw j/XZBsUBQ==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kNWDY-00076e-4T; Wed, 30 Sep 2020 07:08:00 +0000 Received: from mailgw02.mediatek.com ([216.200.240.185]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kNWDT-00074y-Pa; Wed, 30 Sep 2020 07:07:57 +0000 X-UUID: c08ff8aa40b548e8947fc19151939e44-20200929 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=Xo0Crp63GjyhvyXgF1/eV6mgLcCaNdoox8Hlv2WH2/U=; b=ZIZCpgnbullaoIyllo6MtJ1qH6u5zxsTE6Z5IQmOslS3BHVa3rAhKi2iMR07G24xXRgXBLdo3K+gnLQ+B27O2GJSX9S2PNFYaWZ9WUdsEJuwbaaYZIbntI0TjSSJDpy5/ii0Idk1i/fYRk0zp9/M4d9d+tMLdJhuT34FyWm2WSg=; X-UUID: c08ff8aa40b548e8947fc19151939e44-20200929 Received: from mtkcas68.mediatek.inc [(172.29.94.19)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1049021364; Tue, 29 Sep 2020 23:07:52 -0800 Received: from mtkmbs08n1.mediatek.inc (172.21.101.55) by MTKMBS62DR.mediatek.inc (172.29.94.18) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 30 Sep 2020 00:07:50 -0700 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs08n1.mediatek.inc (172.21.101.55) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 30 Sep 2020 15:07:28 +0800 Received: from localhost.localdomain (10.17.3.153) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Wed, 30 Sep 2020 15:07:29 +0800 From: Yong Wu To: Joerg Roedel , Matthias Brugger , Rob Herring , Robin Murphy , Krzysztof Kozlowski , Will Deacon Subject: [PATCH v3 02/24] dt-bindings: memory: mediatek: Convert SMI to DT schema Date: Wed, 30 Sep 2020 15:06:25 +0800 Message-ID: <20200930070647.10188-3-yong.wu@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20200930070647.10188-1-yong.wu@mediatek.com> References: <20200930070647.10188-1-yong.wu@mediatek.com> MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200930_030756_045737_337912F0 X-CRM114-Status: GOOD ( 21.61 ) X-BeenThere: linux-mediatek@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: youlin.pei@mediatek.com, devicetree@vger.kernel.org, Nicolas Boichat , srv_heupstream@mediatek.com, chao.hao@mediatek.com, kernel-team@android.com, linux-kernel@vger.kernel.org, Evan Green , Tomasz Figa , iommu@lists.linux-foundation.org, linux-mediatek@lists.infradead.org, yong.wu@mediatek.com, ming-fan.chen@mediatek.com, anan.sun@mediatek.com, Greg Kroah-Hartman , linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "Linux-mediatek" Errors-To: linux-mediatek-bounces+linux-mediatek=archiver.kernel.org@lists.infradead.org Convert MediaTek SMI to DT schema. Signed-off-by: Yong Wu --- .../mediatek,smi-common.txt | 49 --------- .../mediatek,smi-common.yaml | 100 ++++++++++++++++++ .../memory-controllers/mediatek,smi-larb.txt | 49 --------- .../memory-controllers/mediatek,smi-larb.yaml | 91 ++++++++++++++++ 4 files changed, 191 insertions(+), 98 deletions(-) delete mode 100644 Documentation/devicetree/bindings/memory-controllers/mediatek,smi-common.txt create mode 100644 Documentation/devicetree/bindings/memory-controllers/mediatek,smi-common.yaml delete mode 100644 Documentation/devicetree/bindings/memory-controllers/mediatek,smi-larb.txt create mode 100644 Documentation/devicetree/bindings/memory-controllers/mediatek,smi-larb.yaml diff --git a/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-common.txt b/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-common.txt deleted file mode 100644 index b64573680b42..000000000000 --- a/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-common.txt +++ /dev/null @@ -1,49 +0,0 @@ -SMI (Smart Multimedia Interface) Common - -The hardware block diagram please check bindings/iommu/mediatek,iommu.txt - -Mediatek SMI have two generations of HW architecture, here is the list -which generation the SoCs use: -generation 1: mt2701 and mt7623. -generation 2: mt2712, mt6779, mt8173 and mt8183. - -There's slight differences between the two SMI, for generation 2, the -register which control the iommu port is at each larb's register base. But -for generation 1, the register is at smi ao base(smi always on register -base). Besides that, the smi async clock should be prepared and enabled for -SMI generation 1 to transform the smi clock into emi clock domain, but that is -not needed for SMI generation 2. - -Required properties: -- compatible : must be one of : - "mediatek,mt2701-smi-common" - "mediatek,mt2712-smi-common" - "mediatek,mt6779-smi-common" - "mediatek,mt7623-smi-common", "mediatek,mt2701-smi-common" - "mediatek,mt8173-smi-common" - "mediatek,mt8183-smi-common" -- reg : the register and size of the SMI block. -- power-domains : a phandle to the power domain of this local arbiter. -- clocks : Must contain an entry for each entry in clock-names. -- clock-names : must contain 3 entries for generation 1 smi HW and 2 entries - for generation 2 smi HW as follows: - - "apb" : Advanced Peripheral Bus clock, It's the clock for setting - the register. - - "smi" : It's the clock for transfer data and command. - They may be the same if both source clocks are the same. - - "async" : asynchronous clock, it help transform the smi clock into the emi - clock domain, this clock is only needed by generation 1 smi HW. - and these 2 option clocks for generation 2 smi HW: - - "gals0": the path0 clock of GALS(Global Async Local Sync). - - "gals1": the path1 clock of GALS(Global Async Local Sync). - Here is the list which has this GALS: mt6779 and mt8183. - -Example: - smi_common: smi@14022000 { - compatible = "mediatek,mt8173-smi-common"; - reg = <0 0x14022000 0 0x1000>; - power-domains = <&scpsys MT8173_POWER_DOMAIN_MM>; - clocks = <&mmsys CLK_MM_SMI_COMMON>, - <&mmsys CLK_MM_SMI_COMMON>; - clock-names = "apb", "smi"; - }; diff --git a/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-common.yaml b/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-common.yaml new file mode 100644 index 000000000000..76ecc7205438 --- /dev/null +++ b/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-common.yaml @@ -0,0 +1,100 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/memory-controllers/mediatek,smi-common.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: SMI (Smart Multimedia Interface) Common + +maintainers: + - Yong Wu + +description: |+ + The hardware block diagram please check bindings/iommu/mediatek,iommu.yaml + + MediaTek SMI have two generations of HW architecture, here is the list + which generation the SoCs use: + generation 1: mt2701 and mt7623. + generation 2: mt2712, mt6779, mt8173 and mt8183. + + There's slight differences between the two SMI, for generation 2, the + register which control the iommu port is at each larb's register base. But + for generation 1, the register is at smi ao base(smi always on register + base). Besides that, the smi async clock should be prepared and enabled for + SMI generation 1 to transform the smi clock into emi clock domain, but that is + not needed for SMI generation 2. + +properties: + compatible: + oneOf: + - enum: + - mediatek,mt2701-smi-common + - mediatek,mt2712-smi-common + - mediatek,mt6779-smi-common + - mediatek,mt8173-smi-common + - mediatek,mt8183-smi-common + + - description: for mt7623 + items: + - const: mediatek,mt7623-smi-common + - const: mediatek,mt2701-smi-common + + reg: + maxItems: 1 + + clocks: + description: | + apb and smi are mandatory. the async is only for generation 1 smi HW. + gals(global async local sync) also is optional, here is the list which + require gals: mt6779 and mt8183. + minItems: 2 + maxItems: 4 + items: + - description: apb is Advanced Peripheral Bus clock, It's the clock for + setting the register. + - description: smi is the clock for transfer data and command. + - description: async is asynchronous clock, it help transform the smi clock + into the emi clock domain. + - description: gals0 is the path0 clock of gals. + - description: gals1 is the path1 clock of gals. + + clock-names: + oneOf: + - items: + - const: apb + - const: smi + - items: + - const: apb + - const: smi + - const: async + - items: + - const: apb + - const: smi + - const: gals0 + - const: gals1 + + power-domains: + maxItems: 1 + +required: + - compatible + - reg + - clocks + - clock-names + - power-domains + +additionalProperties: false + +examples: + - | + #include + #include + + smi_common: smi@14022000 { + compatible = "mediatek,mt8173-smi-common"; + reg = <0x14022000 0x1000>; + power-domains = <&scpsys MT8173_POWER_DOMAIN_MM>; + clocks = <&mmsys CLK_MM_SMI_COMMON>, + <&mmsys CLK_MM_SMI_COMMON>; + clock-names = "apb", "smi"; + }; diff --git a/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-larb.txt b/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-larb.txt deleted file mode 100644 index 8f19dfe7d80e..000000000000 --- a/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-larb.txt +++ /dev/null @@ -1,49 +0,0 @@ -SMI (Smart Multimedia Interface) Local Arbiter - -The hardware block diagram please check bindings/iommu/mediatek,iommu.txt - -Required properties: -- compatible : must be one of : - "mediatek,mt2701-smi-larb" - "mediatek,mt2712-smi-larb" - "mediatek,mt6779-smi-larb" - "mediatek,mt7623-smi-larb", "mediatek,mt2701-smi-larb" - "mediatek,mt8173-smi-larb" - "mediatek,mt8183-smi-larb" -- reg : the register and size of this local arbiter. -- mediatek,smi : a phandle to the smi_common node. -- power-domains : a phandle to the power domain of this local arbiter. -- clocks : Must contain an entry for each entry in clock-names. -- clock-names: must contain 2 entries, as follows: - - "apb" : Advanced Peripheral Bus clock, It's the clock for setting - the register. - - "smi" : It's the clock for transfer data and command. - and this optional clock name: - - "gals": the clock for GALS(Global Async Local Sync). - Here is the list which has this GALS: mt8183. - -Required property for mt2701, mt2712, mt6779 and mt7623: -- mediatek,larb-id :the hardware id of this larb. - -Example: - larb1: larb@16010000 { - compatible = "mediatek,mt8173-smi-larb"; - reg = <0 0x16010000 0 0x1000>; - mediatek,smi = <&smi_common>; - power-domains = <&scpsys MT8173_POWER_DOMAIN_VDEC>; - clocks = <&vdecsys CLK_VDEC_CKEN>, - <&vdecsys CLK_VDEC_LARB_CKEN>; - clock-names = "apb", "smi"; - }; - -Example for mt2701: - larb0: larb@14010000 { - compatible = "mediatek,mt2701-smi-larb"; - reg = <0 0x14010000 0 0x1000>; - mediatek,smi = <&smi_common>; - mediatek,larb-id = <0>; - clocks = <&mmsys CLK_MM_SMI_LARB0>, - <&mmsys CLK_MM_SMI_LARB0>; - clock-names = "apb", "smi"; - power-domains = <&scpsys MT2701_POWER_DOMAIN_DISP>; - }; diff --git a/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-larb.yaml b/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-larb.yaml new file mode 100644 index 000000000000..50793a0e6759 --- /dev/null +++ b/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-larb.yaml @@ -0,0 +1,91 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/memory-controllers/mediatek,smi-larb.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: SMI (Smart Multimedia Interface) Local Arbiter + +maintainers: + - Yong Wu + +description: |+ + The hardware block diagram please check bindings/iommu/mediatek,iommu.yaml + +properties: + compatible: + oneOf: + - enum: + - mediatek,mt2701-smi-larb + - mediatek,mt2712-smi-larb + - mediatek,mt6779-smi-larb + - mediatek,mt8173-smi-larb + - mediatek,mt8183-smi-larb + + - description: for mt7623 + items: + - const: mediatek,mt7623-smi-larb + - const: mediatek,mt2701-smi-larb + + reg: + maxItems: 1 + + clocks: + description: | + apb and smi are mandatory. gals(global async local sync) is optional, + here is the list which require gals: mt8183. + minItems: 2 + maxItems: 3 + items: + - description: apb is Advanced Peripheral Bus clock, It's the clock for + setting the register. + - description: smi is the clock for transfer data and command. + - description: the clock for gals. + + clock-names: + oneOf: + - items: + - const: apb + - const: smi + - items: + - const: apb + - const: smi + - const: gals + + power-domains: + maxItems: 1 + + mediatek,smi: + $ref: /schemas/types.yaml#/definitions/phandle-array + description: a phandle to the smi_common node. + + mediatek,larb-id: + $ref: /schemas/types.yaml#/definitions/uint32 + minimum: 0 + maximum: 15 + description: the hardware id of this larb. + Required property for mt2701, mt2712, mt6779 and mt7623. + +required: + - compatible + - reg + - clocks + - clock-names + - power-domains + +additionalProperties: false + +examples: + - | + #include + #include + + larb1: larb@16010000 { + compatible = "mediatek,mt8173-smi-larb"; + reg = <0x16010000 0x1000>; + mediatek,smi = <&smi_common>; + power-domains = <&scpsys MT8173_POWER_DOMAIN_VDEC>; + clocks = <&vdecsys CLK_VDEC_CKEN>, + <&vdecsys CLK_VDEC_LARB_CKEN>; + clock-names = "apb", "smi"; + }; -- 2.18.0 _______________________________________________ Linux-mediatek mailing list Linux-mediatek@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-mediatek From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.5 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH, MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,UNPARSEABLE_RELAY, URIBL_BLOCKED,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 6A3D9C2D0A8 for ; Wed, 30 Sep 2020 07:10:14 +0000 (UTC) Received: from merlin.infradead.org (merlin.infradead.org [205.233.59.134]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 1093220789 for ; Wed, 30 Sep 2020 07:10:14 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=lists.infradead.org header.i=@lists.infradead.org header.b="jNEsS3b5"; dkim=fail reason="signature verification failed" (1024-bit key) header.d=mediatek.com header.i=@mediatek.com header.b="ZIZCpgnb" DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 1093220789 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=mediatek.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=merlin.20170209; h=Sender:Content-Transfer-Encoding: Content-Type:Cc:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To:Message-ID:Date: Subject:To:From:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=UWtlB+ouTxtrV5cwm+JJGhjd1igxy4k9CrSAddxLAHk=; b=jNEsS3b5T9dk91a/xSdYqnCUg Nb7eHWe0QAMAKE6fZwWQPKGwILZmyq2g+J+27ZmQDhDYw1jOWxxURLyZ8e4cdWCpskjyJZPS0S7w9 /CO51wO5jfG19WDqwh+Ns0QSUSBYDBB48kfZ0EPFM66nUYdSv6yXThAKGV77Noep9veNQjzKaIpbs I9gRK+VBVn4RisQ0aButmUaXgQ6kn5b2FNOPskeQ9dbn//7Xoujm8ZMLBohr22g9STjXygt5reeCY Pj7jLAFzEmmUGWAN0Krnnve14yl4uvBa05vcKQdzrhsXRTffhqc8hpWp1IIi9/6GfeRbPrMTiul/U Co95e4eRw==; Received: from localhost ([::1] helo=merlin.infradead.org) by merlin.infradead.org with esmtp (Exim 4.92.3 #3 (Red Hat Linux)) id 1kNWDd-00078Z-SR; Wed, 30 Sep 2020 07:08:05 +0000 Received: from mailgw02.mediatek.com ([216.200.240.185]) by merlin.infradead.org with esmtps (Exim 4.92.3 #3 (Red Hat Linux)) id 1kNWDT-00074y-Pa; Wed, 30 Sep 2020 07:07:57 +0000 X-UUID: c08ff8aa40b548e8947fc19151939e44-20200929 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=mediatek.com; s=dk; h=Content-Transfer-Encoding:Content-Type:MIME-Version:References:In-Reply-To:Message-ID:Date:Subject:CC:To:From; bh=Xo0Crp63GjyhvyXgF1/eV6mgLcCaNdoox8Hlv2WH2/U=; b=ZIZCpgnbullaoIyllo6MtJ1qH6u5zxsTE6Z5IQmOslS3BHVa3rAhKi2iMR07G24xXRgXBLdo3K+gnLQ+B27O2GJSX9S2PNFYaWZ9WUdsEJuwbaaYZIbntI0TjSSJDpy5/ii0Idk1i/fYRk0zp9/M4d9d+tMLdJhuT34FyWm2WSg=; X-UUID: c08ff8aa40b548e8947fc19151939e44-20200929 Received: from mtkcas68.mediatek.inc [(172.29.94.19)] by mailgw02.mediatek.com (envelope-from ) (musrelay.mediatek.com ESMTP with TLSv1.2 ECDHE-RSA-AES256-SHA384 256/256) with ESMTP id 1049021364; Tue, 29 Sep 2020 23:07:52 -0800 Received: from mtkmbs08n1.mediatek.inc (172.21.101.55) by MTKMBS62DR.mediatek.inc (172.29.94.18) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 30 Sep 2020 00:07:50 -0700 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs08n1.mediatek.inc (172.21.101.55) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Wed, 30 Sep 2020 15:07:28 +0800 Received: from localhost.localdomain (10.17.3.153) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1497.2 via Frontend Transport; Wed, 30 Sep 2020 15:07:29 +0800 From: Yong Wu To: Joerg Roedel , Matthias Brugger , Rob Herring , Robin Murphy , Krzysztof Kozlowski , Will Deacon Subject: [PATCH v3 02/24] dt-bindings: memory: mediatek: Convert SMI to DT schema Date: Wed, 30 Sep 2020 15:06:25 +0800 Message-ID: <20200930070647.10188-3-yong.wu@mediatek.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20200930070647.10188-1-yong.wu@mediatek.com> References: <20200930070647.10188-1-yong.wu@mediatek.com> MIME-Version: 1.0 X-MTK: N X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20200930_030756_045737_337912F0 X-CRM114-Status: GOOD ( 21.61 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: youlin.pei@mediatek.com, devicetree@vger.kernel.org, Nicolas Boichat , srv_heupstream@mediatek.com, chao.hao@mediatek.com, kernel-team@android.com, linux-kernel@vger.kernel.org, Evan Green , Tomasz Figa , iommu@lists.linux-foundation.org, linux-mediatek@lists.infradead.org, yong.wu@mediatek.com, ming-fan.chen@mediatek.com, anan.sun@mediatek.com, Greg Kroah-Hartman , linux-arm-kernel@lists.infradead.org Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org Convert MediaTek SMI to DT schema. Signed-off-by: Yong Wu --- .../mediatek,smi-common.txt | 49 --------- .../mediatek,smi-common.yaml | 100 ++++++++++++++++++ .../memory-controllers/mediatek,smi-larb.txt | 49 --------- .../memory-controllers/mediatek,smi-larb.yaml | 91 ++++++++++++++++ 4 files changed, 191 insertions(+), 98 deletions(-) delete mode 100644 Documentation/devicetree/bindings/memory-controllers/mediatek,smi-common.txt create mode 100644 Documentation/devicetree/bindings/memory-controllers/mediatek,smi-common.yaml delete mode 100644 Documentation/devicetree/bindings/memory-controllers/mediatek,smi-larb.txt create mode 100644 Documentation/devicetree/bindings/memory-controllers/mediatek,smi-larb.yaml diff --git a/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-common.txt b/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-common.txt deleted file mode 100644 index b64573680b42..000000000000 --- a/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-common.txt +++ /dev/null @@ -1,49 +0,0 @@ -SMI (Smart Multimedia Interface) Common - -The hardware block diagram please check bindings/iommu/mediatek,iommu.txt - -Mediatek SMI have two generations of HW architecture, here is the list -which generation the SoCs use: -generation 1: mt2701 and mt7623. -generation 2: mt2712, mt6779, mt8173 and mt8183. - -There's slight differences between the two SMI, for generation 2, the -register which control the iommu port is at each larb's register base. But -for generation 1, the register is at smi ao base(smi always on register -base). Besides that, the smi async clock should be prepared and enabled for -SMI generation 1 to transform the smi clock into emi clock domain, but that is -not needed for SMI generation 2. - -Required properties: -- compatible : must be one of : - "mediatek,mt2701-smi-common" - "mediatek,mt2712-smi-common" - "mediatek,mt6779-smi-common" - "mediatek,mt7623-smi-common", "mediatek,mt2701-smi-common" - "mediatek,mt8173-smi-common" - "mediatek,mt8183-smi-common" -- reg : the register and size of the SMI block. -- power-domains : a phandle to the power domain of this local arbiter. -- clocks : Must contain an entry for each entry in clock-names. -- clock-names : must contain 3 entries for generation 1 smi HW and 2 entries - for generation 2 smi HW as follows: - - "apb" : Advanced Peripheral Bus clock, It's the clock for setting - the register. - - "smi" : It's the clock for transfer data and command. - They may be the same if both source clocks are the same. - - "async" : asynchronous clock, it help transform the smi clock into the emi - clock domain, this clock is only needed by generation 1 smi HW. - and these 2 option clocks for generation 2 smi HW: - - "gals0": the path0 clock of GALS(Global Async Local Sync). - - "gals1": the path1 clock of GALS(Global Async Local Sync). - Here is the list which has this GALS: mt6779 and mt8183. - -Example: - smi_common: smi@14022000 { - compatible = "mediatek,mt8173-smi-common"; - reg = <0 0x14022000 0 0x1000>; - power-domains = <&scpsys MT8173_POWER_DOMAIN_MM>; - clocks = <&mmsys CLK_MM_SMI_COMMON>, - <&mmsys CLK_MM_SMI_COMMON>; - clock-names = "apb", "smi"; - }; diff --git a/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-common.yaml b/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-common.yaml new file mode 100644 index 000000000000..76ecc7205438 --- /dev/null +++ b/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-common.yaml @@ -0,0 +1,100 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/memory-controllers/mediatek,smi-common.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: SMI (Smart Multimedia Interface) Common + +maintainers: + - Yong Wu + +description: |+ + The hardware block diagram please check bindings/iommu/mediatek,iommu.yaml + + MediaTek SMI have two generations of HW architecture, here is the list + which generation the SoCs use: + generation 1: mt2701 and mt7623. + generation 2: mt2712, mt6779, mt8173 and mt8183. + + There's slight differences between the two SMI, for generation 2, the + register which control the iommu port is at each larb's register base. But + for generation 1, the register is at smi ao base(smi always on register + base). Besides that, the smi async clock should be prepared and enabled for + SMI generation 1 to transform the smi clock into emi clock domain, but that is + not needed for SMI generation 2. + +properties: + compatible: + oneOf: + - enum: + - mediatek,mt2701-smi-common + - mediatek,mt2712-smi-common + - mediatek,mt6779-smi-common + - mediatek,mt8173-smi-common + - mediatek,mt8183-smi-common + + - description: for mt7623 + items: + - const: mediatek,mt7623-smi-common + - const: mediatek,mt2701-smi-common + + reg: + maxItems: 1 + + clocks: + description: | + apb and smi are mandatory. the async is only for generation 1 smi HW. + gals(global async local sync) also is optional, here is the list which + require gals: mt6779 and mt8183. + minItems: 2 + maxItems: 4 + items: + - description: apb is Advanced Peripheral Bus clock, It's the clock for + setting the register. + - description: smi is the clock for transfer data and command. + - description: async is asynchronous clock, it help transform the smi clock + into the emi clock domain. + - description: gals0 is the path0 clock of gals. + - description: gals1 is the path1 clock of gals. + + clock-names: + oneOf: + - items: + - const: apb + - const: smi + - items: + - const: apb + - const: smi + - const: async + - items: + - const: apb + - const: smi + - const: gals0 + - const: gals1 + + power-domains: + maxItems: 1 + +required: + - compatible + - reg + - clocks + - clock-names + - power-domains + +additionalProperties: false + +examples: + - | + #include + #include + + smi_common: smi@14022000 { + compatible = "mediatek,mt8173-smi-common"; + reg = <0x14022000 0x1000>; + power-domains = <&scpsys MT8173_POWER_DOMAIN_MM>; + clocks = <&mmsys CLK_MM_SMI_COMMON>, + <&mmsys CLK_MM_SMI_COMMON>; + clock-names = "apb", "smi"; + }; diff --git a/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-larb.txt b/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-larb.txt deleted file mode 100644 index 8f19dfe7d80e..000000000000 --- a/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-larb.txt +++ /dev/null @@ -1,49 +0,0 @@ -SMI (Smart Multimedia Interface) Local Arbiter - -The hardware block diagram please check bindings/iommu/mediatek,iommu.txt - -Required properties: -- compatible : must be one of : - "mediatek,mt2701-smi-larb" - "mediatek,mt2712-smi-larb" - "mediatek,mt6779-smi-larb" - "mediatek,mt7623-smi-larb", "mediatek,mt2701-smi-larb" - "mediatek,mt8173-smi-larb" - "mediatek,mt8183-smi-larb" -- reg : the register and size of this local arbiter. -- mediatek,smi : a phandle to the smi_common node. -- power-domains : a phandle to the power domain of this local arbiter. -- clocks : Must contain an entry for each entry in clock-names. -- clock-names: must contain 2 entries, as follows: - - "apb" : Advanced Peripheral Bus clock, It's the clock for setting - the register. - - "smi" : It's the clock for transfer data and command. - and this optional clock name: - - "gals": the clock for GALS(Global Async Local Sync). - Here is the list which has this GALS: mt8183. - -Required property for mt2701, mt2712, mt6779 and mt7623: -- mediatek,larb-id :the hardware id of this larb. - -Example: - larb1: larb@16010000 { - compatible = "mediatek,mt8173-smi-larb"; - reg = <0 0x16010000 0 0x1000>; - mediatek,smi = <&smi_common>; - power-domains = <&scpsys MT8173_POWER_DOMAIN_VDEC>; - clocks = <&vdecsys CLK_VDEC_CKEN>, - <&vdecsys CLK_VDEC_LARB_CKEN>; - clock-names = "apb", "smi"; - }; - -Example for mt2701: - larb0: larb@14010000 { - compatible = "mediatek,mt2701-smi-larb"; - reg = <0 0x14010000 0 0x1000>; - mediatek,smi = <&smi_common>; - mediatek,larb-id = <0>; - clocks = <&mmsys CLK_MM_SMI_LARB0>, - <&mmsys CLK_MM_SMI_LARB0>; - clock-names = "apb", "smi"; - power-domains = <&scpsys MT2701_POWER_DOMAIN_DISP>; - }; diff --git a/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-larb.yaml b/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-larb.yaml new file mode 100644 index 000000000000..50793a0e6759 --- /dev/null +++ b/Documentation/devicetree/bindings/memory-controllers/mediatek,smi-larb.yaml @@ -0,0 +1,91 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/memory-controllers/mediatek,smi-larb.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: SMI (Smart Multimedia Interface) Local Arbiter + +maintainers: + - Yong Wu + +description: |+ + The hardware block diagram please check bindings/iommu/mediatek,iommu.yaml + +properties: + compatible: + oneOf: + - enum: + - mediatek,mt2701-smi-larb + - mediatek,mt2712-smi-larb + - mediatek,mt6779-smi-larb + - mediatek,mt8173-smi-larb + - mediatek,mt8183-smi-larb + + - description: for mt7623 + items: + - const: mediatek,mt7623-smi-larb + - const: mediatek,mt2701-smi-larb + + reg: + maxItems: 1 + + clocks: + description: | + apb and smi are mandatory. gals(global async local sync) is optional, + here is the list which require gals: mt8183. + minItems: 2 + maxItems: 3 + items: + - description: apb is Advanced Peripheral Bus clock, It's the clock for + setting the register. + - description: smi is the clock for transfer data and command. + - description: the clock for gals. + + clock-names: + oneOf: + - items: + - const: apb + - const: smi + - items: + - const: apb + - const: smi + - const: gals + + power-domains: + maxItems: 1 + + mediatek,smi: + $ref: /schemas/types.yaml#/definitions/phandle-array + description: a phandle to the smi_common node. + + mediatek,larb-id: + $ref: /schemas/types.yaml#/definitions/uint32 + minimum: 0 + maximum: 15 + description: the hardware id of this larb. + Required property for mt2701, mt2712, mt6779 and mt7623. + +required: + - compatible + - reg + - clocks + - clock-names + - power-domains + +additionalProperties: false + +examples: + - | + #include + #include + + larb1: larb@16010000 { + compatible = "mediatek,mt8173-smi-larb"; + reg = <0x16010000 0x1000>; + mediatek,smi = <&smi_common>; + power-domains = <&scpsys MT8173_POWER_DOMAIN_VDEC>; + clocks = <&vdecsys CLK_VDEC_CKEN>, + <&vdecsys CLK_VDEC_LARB_CKEN>; + clock-names = "apb", "smi"; + }; -- 2.18.0 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel