From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-19.4 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,INCLUDES_CR_TRAILER,INCLUDES_PATCH, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 7D2DDC49EA7 for ; Fri, 25 Jun 2021 14:37:25 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 608F361969 for ; Fri, 25 Jun 2021 14:37:25 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232055AbhFYOjo (ORCPT ); Fri, 25 Jun 2021 10:39:44 -0400 Received: from mail.kernel.org ([198.145.29.99]:32972 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231775AbhFYOjZ (ORCPT ); Fri, 25 Jun 2021 10:39:25 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id 58E0461965; Fri, 25 Jun 2021 14:37:04 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1624631824; bh=Nu54X5q0A7lAD3PI/6jbtY+Y1bhEuC3ltNWvMu7bpzI=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=H79jqpCbgOt8WsMhLVx9jxSk2kUHdeT90sjhk0mK4Gxgk9kZ6hmHuUO/nFYA5crle NUJvnK+j2OvO2huTPFh1E1lVLTlMf6OAD4a9Z12gsDFp2vZorKFueSug9eaFi1zESB jly491V4hv7KrX0Drvqp0Yb6MKGdw+/G08/Iw+tG6ggcdw8tfF4cjdvicGmGKJrfZq VDnl+1sQtSFHzfdcjuKcJaltNMXAz5BoeiEQLIkDvVouhNZy7qyIxYMvtqpvUSa3a+ IJDYIwGXhxWBDJFc5yYkcn4Z2VOuBK7jLVElcPHMnvKQJ8HYbp0pGB+wcI9mweQB7Y n6EQOAr9zgDmg== Received: by pali.im (Postfix) id 190B260E; Fri, 25 Jun 2021 16:37:04 +0200 (CEST) From: =?UTF-8?q?Pali=20Roh=C3=A1r?= To: Michael Turquette , Stephen Boyd , Rob Herring , Greg Kroah-Hartman Cc: Andrew Lunn , Gregory Clement , Sebastian Hesselbarth , Vladimir Vid , =?UTF-8?q?Marek=20Beh=C3=BAn?= , Geert Uytterhoeven , linux-clk@vger.kernel.org, linux-serial@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v2 09/11] dt-bindings: mvebu-uart: document DT bindings for marvell,armada-3700-uart-clock Date: Fri, 25 Jun 2021 16:36:15 +0200 Message-Id: <20210625143617.12826-10-pali@kernel.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20210625143617.12826-1-pali@kernel.org> References: <20210624224909.6350-1-pali@kernel.org> <20210625143617.12826-1-pali@kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This change adds DT bindings documentation for device nodes with compatible string "marvell,armada-3700-uart-clock". Signed-off-by: Pali Rohár --- .../bindings/clock/armada3700-uart-clock.txt | 24 +++++++++++++++++++ .../devicetree/bindings/serial/mvebu-uart.txt | 9 ++++--- 2 files changed, 30 insertions(+), 3 deletions(-) create mode 100644 Documentation/devicetree/bindings/clock/armada3700-uart-clock.txt diff --git a/Documentation/devicetree/bindings/clock/armada3700-uart-clock.txt b/Documentation/devicetree/bindings/clock/armada3700-uart-clock.txt new file mode 100644 index 000000000000..144bc6d7eae8 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/armada3700-uart-clock.txt @@ -0,0 +1,24 @@ +* Marvell Armada 3720 UART clocks + +Required properties: +- compatible: "marvell,armada-3700-uart-clock" +- reg: two 4-bytes registers: UART Clock Control and UART 2 Baud Rate Divisor +- #clock-cells : from common clock binding; shall be set to 1 +- clocks: List of parent clocks suitable for UART from following set: + "TBG-A-P", "TBG-B-P", "TBG-A-S", "TBG-B-S", "xtal" + UART clock can use one from this set and when more are provided + then kernel would choose and configure the most suitable one. + It is suggest to specify at least one TBG clock to achieve + baudrates above 230400 and also to specify clock which bootloader + used for UART (most probably xtal) for smooth boot log on UART. + +Example: + uartclk: uartclk@12000 { + compatible = "marvell,armada-3700-uart-clock"; + reg = <0x12010 0x4>, <0x12210 0x4>; + clocks = <&tbg 0>, <&tbg 1>, <&tbg 2>, + <&tbg 3>, <&xtalclk>; + clock-names = "TBG-A-P", "TBG-B-P", "TBG-A-S", + "TBG-B-S", "xtal"; + #clock-cells = <1>; + }; diff --git a/Documentation/devicetree/bindings/serial/mvebu-uart.txt b/Documentation/devicetree/bindings/serial/mvebu-uart.txt index 2d0dbdf32d1d..463968e7e7f3 100644 --- a/Documentation/devicetree/bindings/serial/mvebu-uart.txt +++ b/Documentation/devicetree/bindings/serial/mvebu-uart.txt @@ -14,7 +14,10 @@ Required properties: is provided (possible only with the "marvell,armada-3700-uart" compatible string for backward compatibility), it will only work if the baudrate was initialized by the bootloader and no baudrate - change will then be possible. + change will then be possible. When provided it should be UART1-clk + for standard variant of UART and UART2-clk for extended variant + of UART. TBG clock (with TBG divisors d1=d2=1) or xtal clock should + not be used and are supported only for backward compatibility. - interrupts: - Must contain three elements for the standard variant of the IP (marvell,armada-3700-uart): "uart-sum", "uart-tx" and "uart-rx", @@ -34,7 +37,7 @@ Example: uart0: serial@12000 { compatible = "marvell,armada-3700-uart"; reg = <0x12000 0x18>; - clocks = <&xtalclk>; + clocks = <&uartclk 0>; interrupts = , , @@ -45,7 +48,7 @@ Example: uart1: serial@12200 { compatible = "marvell,armada-3700-uart-ext"; reg = <0x12200 0x30>; - clocks = <&xtalclk>; + clocks = <&uartclk 1>; interrupts = , ; -- 2.20.1 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-17.4 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,INCLUDES_CR_TRAILER,INCLUDES_PATCH,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 866CEC2B9F4 for ; Fri, 25 Jun 2021 14:41:29 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 4F6336196C for ; Fri, 25 Jun 2021 14:41:29 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 4F6336196C Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=kernel.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-Id:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=FpztWaQlfQ2Q7tMAh13wnLNeksXjOXA5fOd33oWF3tM=; b=giHejyYTCDNeKs luMK/KfBXUvL31+lfiR4dHuY9mdLN6uMGP7fTMU6ahjcO8TiisnxdMH95VdPrV4HSFEr6oL1prvJu vNoKj1oQ3Kk+U1I2+r47c4HwgfTmZ3UH132xWQATk4fRuHSkwMHMEQV5aEsrm0SiM51C4lZ3/0AQF T4yxEffS+sEoT8SHJIU2UX6YO2BmNHRaBCsZSgg5UaCzmCn9VLFwKN8TtRQhUFGYhoHpqX4IRATfN 4DLbtJ+wiD0arTDcTzsAyHZ+edJwQ0KQ7Aed/l5VUJIY0GEfZ4PmGHbuBSajSt0BM1bFEzoj1BW9F qN6gBPyTlOkn6jy+h5FA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1lwmzj-001z2L-5h; Fri, 25 Jun 2021 14:39:47 +0000 Received: from mail.kernel.org ([198.145.29.99]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1lwmx6-001y0O-Ov for linux-arm-kernel@lists.infradead.org; Fri, 25 Jun 2021 14:37:06 +0000 Received: by mail.kernel.org (Postfix) with ESMTPSA id 58E0461965; Fri, 25 Jun 2021 14:37:04 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1624631824; bh=Nu54X5q0A7lAD3PI/6jbtY+Y1bhEuC3ltNWvMu7bpzI=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=H79jqpCbgOt8WsMhLVx9jxSk2kUHdeT90sjhk0mK4Gxgk9kZ6hmHuUO/nFYA5crle NUJvnK+j2OvO2huTPFh1E1lVLTlMf6OAD4a9Z12gsDFp2vZorKFueSug9eaFi1zESB jly491V4hv7KrX0Drvqp0Yb6MKGdw+/G08/Iw+tG6ggcdw8tfF4cjdvicGmGKJrfZq VDnl+1sQtSFHzfdcjuKcJaltNMXAz5BoeiEQLIkDvVouhNZy7qyIxYMvtqpvUSa3a+ IJDYIwGXhxWBDJFc5yYkcn4Z2VOuBK7jLVElcPHMnvKQJ8HYbp0pGB+wcI9mweQB7Y n6EQOAr9zgDmg== Received: by pali.im (Postfix) id 190B260E; Fri, 25 Jun 2021 16:37:04 +0200 (CEST) From: =?UTF-8?q?Pali=20Roh=C3=A1r?= To: Michael Turquette , Stephen Boyd , Rob Herring , Greg Kroah-Hartman Cc: Andrew Lunn , Gregory Clement , Sebastian Hesselbarth , Vladimir Vid , =?UTF-8?q?Marek=20Beh=C3=BAn?= , Geert Uytterhoeven , linux-clk@vger.kernel.org, linux-serial@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v2 09/11] dt-bindings: mvebu-uart: document DT bindings for marvell, armada-3700-uart-clock Date: Fri, 25 Jun 2021 16:36:15 +0200 Message-Id: <20210625143617.12826-10-pali@kernel.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20210625143617.12826-1-pali@kernel.org> References: <20210624224909.6350-1-pali@kernel.org> <20210625143617.12826-1-pali@kernel.org> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210625_073704_872097_B086E503 X-CRM114-Status: GOOD ( 17.86 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org VGhpcyBjaGFuZ2UgYWRkcyBEVCBiaW5kaW5ncyBkb2N1bWVudGF0aW9uIGZvciBkZXZpY2Ugbm9k ZXMgd2l0aCBjb21wYXRpYmxlCnN0cmluZyAibWFydmVsbCxhcm1hZGEtMzcwMC11YXJ0LWNsb2Nr Ii4KClNpZ25lZC1vZmYtYnk6IFBhbGkgUm9ow6FyIDxwYWxpQGtlcm5lbC5vcmc+Ci0tLQogLi4u L2JpbmRpbmdzL2Nsb2NrL2FybWFkYTM3MDAtdWFydC1jbG9jay50eHQgIHwgMjQgKysrKysrKysr KysrKysrKysrKwogLi4uL2RldmljZXRyZWUvYmluZGluZ3Mvc2VyaWFsL212ZWJ1LXVhcnQudHh0 IHwgIDkgKysrKy0tLQogMiBmaWxlcyBjaGFuZ2VkLCAzMCBpbnNlcnRpb25zKCspLCAzIGRlbGV0 aW9ucygtKQogY3JlYXRlIG1vZGUgMTAwNjQ0IERvY3VtZW50YXRpb24vZGV2aWNldHJlZS9iaW5k aW5ncy9jbG9jay9hcm1hZGEzNzAwLXVhcnQtY2xvY2sudHh0CgpkaWZmIC0tZ2l0IGEvRG9jdW1l bnRhdGlvbi9kZXZpY2V0cmVlL2JpbmRpbmdzL2Nsb2NrL2FybWFkYTM3MDAtdWFydC1jbG9jay50 eHQgYi9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvY2xvY2svYXJtYWRhMzcwMC11 YXJ0LWNsb2NrLnR4dApuZXcgZmlsZSBtb2RlIDEwMDY0NAppbmRleCAwMDAwMDAwMDAwMDAuLjE0 NGJjNmQ3ZWFlOAotLS0gL2Rldi9udWxsCisrKyBiL0RvY3VtZW50YXRpb24vZGV2aWNldHJlZS9i aW5kaW5ncy9jbG9jay9hcm1hZGEzNzAwLXVhcnQtY2xvY2sudHh0CkBAIC0wLDAgKzEsMjQgQEAK KyogTWFydmVsbCBBcm1hZGEgMzcyMCBVQVJUIGNsb2NrcworCitSZXF1aXJlZCBwcm9wZXJ0aWVz OgorLSBjb21wYXRpYmxlOiAibWFydmVsbCxhcm1hZGEtMzcwMC11YXJ0LWNsb2NrIgorLSByZWc6 IHR3byA0LWJ5dGVzIHJlZ2lzdGVyczogVUFSVCBDbG9jayBDb250cm9sIGFuZCBVQVJUIDIgQmF1 ZCBSYXRlIERpdmlzb3IKKy0gI2Nsb2NrLWNlbGxzIDogZnJvbSBjb21tb24gY2xvY2sgYmluZGlu Zzsgc2hhbGwgYmUgc2V0IHRvIDEKKy0gY2xvY2tzOiBMaXN0IG9mIHBhcmVudCBjbG9ja3Mgc3Vp dGFibGUgZm9yIFVBUlQgZnJvbSBmb2xsb3dpbmcgc2V0OgorCQkiVEJHLUEtUCIsICJUQkctQi1Q IiwgIlRCRy1BLVMiLCAiVEJHLUItUyIsICJ4dGFsIgorCVVBUlQgY2xvY2sgY2FuIHVzZSBvbmUg ZnJvbSB0aGlzIHNldCBhbmQgd2hlbiBtb3JlIGFyZSBwcm92aWRlZAorCXRoZW4ga2VybmVsIHdv dWxkIGNob29zZSBhbmQgY29uZmlndXJlIHRoZSBtb3N0IHN1aXRhYmxlIG9uZS4KKwlJdCBpcyBz dWdnZXN0IHRvIHNwZWNpZnkgYXQgbGVhc3Qgb25lIFRCRyBjbG9jayB0byBhY2hpZXZlCisJYmF1 ZHJhdGVzIGFib3ZlIDIzMDQwMCBhbmQgYWxzbyB0byBzcGVjaWZ5IGNsb2NrIHdoaWNoIGJvb3Rs b2FkZXIKKwl1c2VkIGZvciBVQVJUIChtb3N0IHByb2JhYmx5IHh0YWwpIGZvciBzbW9vdGggYm9v dCBsb2cgb24gVUFSVC4KKworRXhhbXBsZToKKwl1YXJ0Y2xrOiB1YXJ0Y2xrQDEyMDAwIHsKKwkJ Y29tcGF0aWJsZSA9ICJtYXJ2ZWxsLGFybWFkYS0zNzAwLXVhcnQtY2xvY2siOworCQlyZWcgPSA8 MHgxMjAxMCAweDQ+LCA8MHgxMjIxMCAweDQ+OworCQljbG9ja3MgPSA8JnRiZyAwPiwgPCZ0Ymcg MT4sIDwmdGJnIDI+LAorCQkJPCZ0YmcgMz4sIDwmeHRhbGNsaz47CisJCWNsb2NrLW5hbWVzID0g IlRCRy1BLVAiLCAiVEJHLUItUCIsICJUQkctQS1TIiwKKwkJCSJUQkctQi1TIiwgInh0YWwiOwor CQkjY2xvY2stY2VsbHMgPSA8MT47CisJfTsKZGlmZiAtLWdpdCBhL0RvY3VtZW50YXRpb24vZGV2 aWNldHJlZS9iaW5kaW5ncy9zZXJpYWwvbXZlYnUtdWFydC50eHQgYi9Eb2N1bWVudGF0aW9uL2Rl dmljZXRyZWUvYmluZGluZ3Mvc2VyaWFsL212ZWJ1LXVhcnQudHh0CmluZGV4IDJkMGRiZGYzMmQx ZC4uNDYzOTY4ZTdlN2YzIDEwMDY0NAotLS0gYS9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmlu ZGluZ3Mvc2VyaWFsL212ZWJ1LXVhcnQudHh0CisrKyBiL0RvY3VtZW50YXRpb24vZGV2aWNldHJl ZS9iaW5kaW5ncy9zZXJpYWwvbXZlYnUtdWFydC50eHQKQEAgLTE0LDcgKzE0LDEwIEBAIFJlcXVp cmVkIHByb3BlcnRpZXM6CiAgICAgICBpcyBwcm92aWRlZCAocG9zc2libGUgb25seSB3aXRoIHRo ZSAibWFydmVsbCxhcm1hZGEtMzcwMC11YXJ0IgogICAgICAgY29tcGF0aWJsZSBzdHJpbmcgZm9y IGJhY2t3YXJkIGNvbXBhdGliaWxpdHkpLCBpdCB3aWxsIG9ubHkgd29yawogICAgICAgaWYgdGhl IGJhdWRyYXRlIHdhcyBpbml0aWFsaXplZCBieSB0aGUgYm9vdGxvYWRlciBhbmQgbm8gYmF1ZHJh dGUKLSAgICAgIGNoYW5nZSB3aWxsIHRoZW4gYmUgcG9zc2libGUuCisgICAgICBjaGFuZ2Ugd2ls bCB0aGVuIGJlIHBvc3NpYmxlLiBXaGVuIHByb3ZpZGVkIGl0IHNob3VsZCBiZSBVQVJUMS1jbGsK KyAgICAgIGZvciBzdGFuZGFyZCB2YXJpYW50IG9mIFVBUlQgYW5kIFVBUlQyLWNsayBmb3IgZXh0 ZW5kZWQgdmFyaWFudAorICAgICAgb2YgVUFSVC4gVEJHIGNsb2NrICh3aXRoIFRCRyBkaXZpc29y cyBkMT1kMj0xKSBvciB4dGFsIGNsb2NrIHNob3VsZAorICAgICAgbm90IGJlIHVzZWQgYW5kIGFy ZSBzdXBwb3J0ZWQgb25seSBmb3IgYmFja3dhcmQgY29tcGF0aWJpbGl0eS4KIC0gaW50ZXJydXB0 czoKICAgICAtIE11c3QgY29udGFpbiB0aHJlZSBlbGVtZW50cyBmb3IgdGhlIHN0YW5kYXJkIHZh cmlhbnQgb2YgdGhlIElQCiAgICAgICAobWFydmVsbCxhcm1hZGEtMzcwMC11YXJ0KTogInVhcnQt c3VtIiwgInVhcnQtdHgiIGFuZCAidWFydC1yeCIsCkBAIC0zNCw3ICszNyw3IEBAIEV4YW1wbGU6 CiAJdWFydDA6IHNlcmlhbEAxMjAwMCB7CiAJCWNvbXBhdGlibGUgPSAibWFydmVsbCxhcm1hZGEt MzcwMC11YXJ0IjsKIAkJcmVnID0gPDB4MTIwMDAgMHgxOD47Ci0JCWNsb2NrcyA9IDwmeHRhbGNs az47CisJCWNsb2NrcyA9IDwmdWFydGNsayAwPjsKIAkJaW50ZXJydXB0cyA9CiAJCTxHSUNfU1BJ IDExIElSUV9UWVBFX0xFVkVMX0hJR0g+LAogCQk8R0lDX1NQSSAxMiBJUlFfVFlQRV9MRVZFTF9I SUdIPiwKQEAgLTQ1LDcgKzQ4LDcgQEAgRXhhbXBsZToKIAl1YXJ0MTogc2VyaWFsQDEyMjAwIHsK IAkJY29tcGF0aWJsZSA9ICJtYXJ2ZWxsLGFybWFkYS0zNzAwLXVhcnQtZXh0IjsKIAkJcmVnID0g PDB4MTIyMDAgMHgzMD47Ci0JCWNsb2NrcyA9IDwmeHRhbGNsaz47CisJCWNsb2NrcyA9IDwmdWFy dGNsayAxPjsKIAkJaW50ZXJydXB0cyA9CiAJCTxHSUNfU1BJIDMwIElSUV9UWVBFX0VER0VfUklT SU5HPiwKIAkJPEdJQ19TUEkgMzEgSVJRX1RZUEVfRURHRV9SSVNJTkc+OwotLSAKMi4yMC4xCgoK X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18KbGludXgtYXJt LWtlcm5lbCBtYWlsaW5nIGxpc3QKbGludXgtYXJtLWtlcm5lbEBsaXN0cy5pbmZyYWRlYWQub3Jn Cmh0dHA6Ly9saXN0cy5pbmZyYWRlYWQub3JnL21haWxtYW4vbGlzdGluZm8vbGludXgtYXJtLWtl cm5lbAo=