From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-19.0 required=3.0 tests=BAYES_00,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,MENTIONS_GIT_HOSTING,SPF_HELO_NONE,SPF_PASS, URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 831B1C07E9A for ; Mon, 12 Jul 2021 15:13:30 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 6B0EB6124C for ; Mon, 12 Jul 2021 15:13:30 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235318AbhGLPQR (ORCPT ); Mon, 12 Jul 2021 11:16:17 -0400 Received: from mail-io1-f48.google.com ([209.85.166.48]:33358 "EHLO mail-io1-f48.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235188AbhGLPQP (ORCPT ); Mon, 12 Jul 2021 11:16:15 -0400 Received: by mail-io1-f48.google.com with SMTP id z11so1356730iow.0; Mon, 12 Jul 2021 08:13:25 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=ywEGSSGnXYgQreUoGAWNVHwZEeeGGdOlrzirLAGyzSI=; b=J2deELjZlBELy/Pl1j2J3o49DfQFELxdNaj7lWws3Nlpuo3VEdeC7Ez/tmwn6XBoBa hAS4W1YWihmd2JwBDX+czBpx0IvpDe5GZstL1PbswGGBsCLhUm7g3FXju+3paIPtbJdn MSQvDH2ofQttlyhbUhe7K/0AWwJsMjkpM8ajK3RHkyn2CLfKrHnjgvclRTWmkIVYhM0y 4nW6BIVifYsJXKBzZC/Bn1Ue4OI41CTw7wZNNLvvmdwGCa902KLtv4ukcRBrH27dbbgp VIIVbpkaQjFRX9DTXrGi7gNcJBCKvDW4hLEGS3bkCrSIDfzOP4PmhaS2Sk02vEoCR+j5 wGPQ== X-Gm-Message-State: AOAM5324nopozvlWgJm1XbErce4gyg87S9TYCenAnWC1mMtI7yelmYn7 Ab4U0Tp8jz97L+S8IZsaTw== X-Google-Smtp-Source: ABdhPJwGzyduDXgO004wRTI2OMhmKNmAtIUZJZ3h6v1x6kCyzkOGf6zAO5Eneh4pVkn0cPr+MFqPKw== X-Received: by 2002:a02:a68e:: with SMTP id j14mr26364562jam.104.1626102805452; Mon, 12 Jul 2021 08:13:25 -0700 (PDT) Received: from robh.at.kernel.org ([64.188.179.248]) by smtp.gmail.com with ESMTPSA id d205sm7749793iof.31.2021.07.12.08.13.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 12 Jul 2021 08:13:24 -0700 (PDT) Received: (nullmailer pid 1943556 invoked by uid 1000); Mon, 12 Jul 2021 15:13:22 -0000 Date: Mon, 12 Jul 2021 09:13:22 -0600 From: Rob Herring To: Jagan Teki Cc: Inki Dae , Joonyoung Shim , Seung-Woo Kim , Kyungmin Park , Andrzej Hajda , Neil Armstrong , Robert Foss , Laurent Pinchart , Frieder Schrempf , Daniel Vetter , Marek Vasut , Krzysztof Kozlowski , Fabio Estevam , dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-samsung-soc@vger.kernel.org, linux-arm-kernel@lists.infradead.org, NXP Linux Team , linux-amarula Subject: Re: [RFC PATCH 08/17] dt-bindings: display: bridge: Add Samsung MIPI DSIM bridge Message-ID: <20210712151322.GA1931925@robh.at.kernel.org> References: <20210704090230.26489-1-jagan@amarulasolutions.com> <20210704090230.26489-9-jagan@amarulasolutions.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20210704090230.26489-9-jagan@amarulasolutions.com> Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org On Sun, Jul 04, 2021 at 02:32:21PM +0530, Jagan Teki wrote: > Samsing MIPI DSIM bridge can be found on Exynos and NXP's > i.MX8M Mini and Nano SoC's. > > This dt-bindings replaces legacy exynos_dsim.txt. > > Used the example node from latest Exynos SoC instead of > the one used in legacy exynos_dsim.txt. > > Add dt-bingings for it. typo > > Cc: Rob Herring > Signed-off-by: Jagan Teki > --- > .../display/bridge/samsung,mipi-dsim.yaml | 278 ++++++++++++++++++ > .../bindings/display/exynos/exynos_dsim.txt | 90 ------ > MAINTAINERS | 1 + > 3 files changed, 279 insertions(+), 90 deletions(-) > create mode 100644 Documentation/devicetree/bindings/display/bridge/samsung,mipi-dsim.yaml > delete mode 100644 Documentation/devicetree/bindings/display/exynos/exynos_dsim.txt > > diff --git a/Documentation/devicetree/bindings/display/bridge/samsung,mipi-dsim.yaml b/Documentation/devicetree/bindings/display/bridge/samsung,mipi-dsim.yaml > new file mode 100644 > index 000000000000..b2970734ffd7 > --- /dev/null > +++ b/Documentation/devicetree/bindings/display/bridge/samsung,mipi-dsim.yaml > @@ -0,0 +1,278 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/display/bridge/samsung,mipi-dsim.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Samsung MIPI DSIM bridge controller > + > +maintainers: > + - Inki Dae > + - Joonyoung Shim > + - Seung-Woo Kim > + - Kyungmin Park > + - Andrzej Hajda > + - Jagan Teki > + > +description: | > + Samsung MIPI DSIM bridge controller can be found it on Exynos > + and i.MX8M Mini and Nano SoC's. > + > +properties: > + compatible: > + enum: > + - samsung,exynos3250-mipi-dsi > + - samsung,exynos4210-mipi-dsi > + - samsung,exynos5410-mipi-dsi > + - samsung,exynos5422-mipi-dsi > + - samsung,exynos5433-mipi-dsi What about i.MX compatibles? > + > + reg: > + maxItems: 1 > + > + interrupts: > + maxItems: 1 > + > + '#address-cells': > + const: 1 > + > + '#size-cells': > + const: 0 > + > + clocks: > + minItems: 2 > + maxItems: 5 > + > + clock-names: > + minItems: 2 > + maxItems: 5 > + > + phys: > + maxItems: 1 > + description: phandle to the phy module representing the DPHY Drop > + > + phy-names: > + items: > + - const: dsim > + > + samsung,phy-type: > + $ref: /schemas/types.yaml#/definitions/uint32 > + description: phandle to the samsung phy-type > + > + power-domains: > + description: phandle to the associated power domain Drop > + maxItems: 1 > + > + samsung,power-domain: > + $ref: /schemas/types.yaml#/definitions/phandle > + description: phandle to the associated samsung power domain > + maxItems: 1 > + > + vddcore-supply: > + description: MIPI DSIM Core voltage supply (e.g. 1.1V) > + > + vddio-supply: > + description: MIPI DSIM I/O and PLL voltage supply (e.g. 1.8V) > + > + samsung,burst-clock-frequency: > + $ref: /schemas/types.yaml#/definitions/uint32 > + description: > + DSIM high speed burst mode frequency. > + > + samsung,esc-clock-frequency: > + $ref: /schemas/types.yaml#/definitions/uint32 > + description: > + DSIM escape mode frequency. > + > + samsung,pll-clock-frequency: > + $ref: /schemas/types.yaml#/definitions/uint32 > + description: > + DSIM oscillator clock frequency. > + > + ports: > + $ref: /schemas/graph.yaml#/properties/ports > + > + properties: > + port@0: > + $ref: /schemas/graph.yaml#/$defs/port-base If there are no extra endpoint properties, then use '/schemas/graph.yaml#/properties/port'. > + description: > + Input port node to receive pixel data from the > + display controller. Exactly one endpoint must be > + specified. > + properties: > + endpoint@0: > + $ref: /schemas/graph.yaml#/properties/endpoint > + description: sub-node describing the input from MIC I'd assume i.MX has a different input than MIC? > + > + unevaluatedProperties: false > + > + port@1: > + $ref: /schemas/graph.yaml#/properties/port > + description: > + DSI output port node to the panel or the next bridge > + in the chain > + > +required: > + - '#address-cells' > + - '#size-cells' > + - clock-names > + - clocks > + - compatible > + - interrupts > + - phy-names > + - phys > + - reg > + - samsung,burst-clock-frequency > + - samsung,esc-clock-frequency > + - samsung,pll-clock-frequency > + > +allOf: > + - $ref: ../dsi-controller.yaml# > + - if: > + properties: > + compatible: > + contains: > + const: samsung,exynos5433-mipi-dsi > + > + then: > + properties: > + clocks: > + minItems: 5 > + > + clock-names: > + items: > + - const: bus_clk > + - const: phyclk_mipidphy0_bitclkdiv8 > + - const: phyclk_mipidphy0_rxclkesc0 > + - const: sclk_rgb_vclk_to_dsim0 > + - const: sclk_mipi > + > + ports: > + required: > + - port@0 > + > + required: > + - ports > + - vddcore-supply > + - vddio-supply > + > + - if: > + properties: > + compatible: > + contains: > + const: samsung,exynos5410-mipi-dsi > + > + then: > + properties: > + clocks: > + minItems: 2 > + > + clock-names: > + items: > + - const: bus_clk > + - const: pll_clk > + > + required: > + - vddcore-supply > + - vddio-supply > + > + - if: > + properties: > + compatible: > + contains: > + const: samsung,exynos4210-mipi-dsi > + > + then: > + properties: > + clocks: > + minItems: 2 > + > + clock-names: > + items: > + - const: bus_clk > + - const: sclk_mipi > + > + required: > + - vddcore-supply > + - vddio-supply > + > + - if: > + properties: > + compatible: > + contains: > + const: samsung,exynos3250-mipi-dsi > + > + then: > + properties: > + clocks: > + minItems: 2 > + > + clock-names: > + items: > + - const: bus_clk > + - const: pll_clk > + > + required: > + - vddcore-supply > + - vddio-supply > + - samsung,phy-type > + > +additionalProperties: > + type: object > + > +examples: > + - | > + #include > + #include > + #include > + > + dsi@13900000 { > + compatible = "samsung,exynos5433-mipi-dsi"; > + reg = <0x13900000 0xC0>; > + interrupts = ; > + phys = <&mipi_phy 1>; > + phy-names = "dsim"; > + clocks = <&cmu_disp CLK_PCLK_DSIM0>, > + <&cmu_disp CLK_PHYCLK_MIPIDPHY0_BITCLKDIV8>, > + <&cmu_disp CLK_PHYCLK_MIPIDPHY0_RXCLKESC0>, > + <&cmu_disp CLK_SCLK_RGB_VCLK_TO_DSIM0>, > + <&cmu_disp CLK_SCLK_DSIM0>; > + clock-names = "bus_clk", > + "phyclk_mipidphy0_bitclkdiv8", > + "phyclk_mipidphy0_rxclkesc0", > + "sclk_rgb_vclk_to_dsim0", > + "sclk_mipi"; > + power-domains = <&pd_disp>; > + vddcore-supply = <&ldo6_reg>; > + vddio-supply = <&ldo7_reg>; > + samsung,burst-clock-frequency = <512000000>; > + samsung,esc-clock-frequency = <16000000>; > + samsung,pll-clock-frequency = <24000000>; > + pinctrl-names = "default"; > + pinctrl-0 = <&te_irq>; > + status = "disabled"; > + #address-cells = <1>; > + #size-cells = <0>; > + > + panel@0 { > + compatible = "samsung,s6e3ha2"; > + reg = <0>; > + vdd3-supply = <&ldo27_reg>; > + vci-supply = <&ldo28_reg>; > + reset-gpios = <&gpg0 0 GPIO_ACTIVE_LOW>; > + enable-gpios = <&gpf1 5 GPIO_ACTIVE_HIGH>; > + }; > + > + ports { > + #address-cells = <1>; > + #size-cells = <0>; > + > + port@0 { > + reg = <0>; > + > + dsi_to_mic: endpoint { > + remote-endpoint = <&mic_to_dsi>; > + }; > + }; > + }; > + }; > diff --git a/Documentation/devicetree/bindings/display/exynos/exynos_dsim.txt b/Documentation/devicetree/bindings/display/exynos/exynos_dsim.txt > deleted file mode 100644 > index be377786e8cd..000000000000 > --- a/Documentation/devicetree/bindings/display/exynos/exynos_dsim.txt > +++ /dev/null > @@ -1,90 +0,0 @@ > -Exynos MIPI DSI Master > - > -Required properties: > - - compatible: value should be one of the following > - "samsung,exynos3250-mipi-dsi" /* for Exynos3250/3472 SoCs */ > - "samsung,exynos4210-mipi-dsi" /* for Exynos4 SoCs */ > - "samsung,exynos5410-mipi-dsi" /* for Exynos5410/5420/5440 SoCs */ > - "samsung,exynos5422-mipi-dsi" /* for Exynos5422/5800 SoCs */ > - "samsung,exynos5433-mipi-dsi" /* for Exynos5433 SoCs */ > - - reg: physical base address and length of the registers set for the device > - - interrupts: should contain DSI interrupt > - - clocks: list of clock specifiers, must contain an entry for each required > - entry in clock-names > - - clock-names: should include "bus_clk"and "sclk_mipi" entries > - the use of "pll_clk" is deprecated > - - phys: list of phy specifiers, must contain an entry for each required > - entry in phy-names > - - phy-names: should include "dsim" entry > - - vddcore-supply: MIPI DSIM Core voltage supply (e.g. 1.1V) > - - vddio-supply: MIPI DSIM I/O and PLL voltage supply (e.g. 1.8V) > - - samsung,pll-clock-frequency: specifies frequency of the oscillator clock > - - #address-cells, #size-cells: should be set respectively to <1> and <0> > - according to DSI host bindings (see MIPI DSI bindings [1]) > - - samsung,burst-clock-frequency: specifies DSI frequency in high-speed burst > - mode > - - samsung,esc-clock-frequency: specifies DSI frequency in escape mode > - > -Optional properties: > - - power-domains: a phandle to DSIM power domain node > - > -Child nodes: > - Should contain DSI peripheral nodes (see MIPI DSI bindings [1]). > - > -Video interfaces: > - Device node can contain following video interface port nodes according to [2]: > - 0: RGB input, > - 1: DSI output > - > -[1]: Documentation/devicetree/bindings/display/mipi-dsi-bus.txt > -[2]: Documentation/devicetree/bindings/media/video-interfaces.txt > - > -Example: > - > - dsi@11c80000 { > - compatible = "samsung,exynos4210-mipi-dsi"; > - reg = <0x11C80000 0x10000>; > - interrupts = <0 79 0>; > - clocks = <&clock 286>, <&clock 143>; > - clock-names = "bus_clk", "sclk_mipi"; > - phys = <&mipi_phy 1>; > - phy-names = "dsim"; > - vddcore-supply = <&vusb_reg>; > - vddio-supply = <&vmipi_reg>; > - power-domains = <&pd_lcd0>; > - #address-cells = <1>; > - #size-cells = <0>; > - samsung,pll-clock-frequency = <24000000>; > - > - panel@1 { > - reg = <0>; > - ... > - port { > - panel_ep: endpoint { > - remote-endpoint = <&dsi_ep>; > - }; > - }; > - }; > - > - ports { > - #address-cells = <1>; > - #size-cells = <0>; > - > - port@0 { > - reg = <0>; > - decon_to_mic: endpoint { > - remote-endpoint = <&mic_to_decon>; > - }; > - }; > - > - port@1 { > - reg = <1>; > - dsi_ep: endpoint { > - reg = <0>; > - samsung,burst-clock-frequency = <500000000>; > - samsung,esc-clock-frequency = <20000000>; > - remote-endpoint = <&panel_ep>; > - }; > - }; > - }; > - }; > diff --git a/MAINTAINERS b/MAINTAINERS > index 733c2ebc0393..e571fc7792aa 100644 > --- a/MAINTAINERS > +++ b/MAINTAINERS > @@ -5873,6 +5873,7 @@ M: Andrzej Hajda > M: Jagan Teki > S: Maintained > T: git git://anongit.freedesktop.org/drm/drm-misc > +F: Documentation/devicetree/bindings/display/bridge/samsung,mipi-dsim.yaml > F: drivers/gpu/drm/bridge/samsung-dsim.c > > DRM DRIVER FOR SITRONIX ST7703 PANELS > -- > 2.25.1 > > From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-19.7 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,INCLUDES_CR_TRAILER,INCLUDES_PATCH,MAILING_LIST_MULTI, MENTIONS_GIT_HOSTING,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 2EBA5C07E99 for ; Mon, 12 Jul 2021 15:15:04 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id E102F611B0 for ; Mon, 12 Jul 2021 15:15:03 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org E102F611B0 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=kernel.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:In-Reply-To:MIME-Version:References: Message-ID:Subject:Cc:To:From:Date:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=m1OvOUhdB9MuKGqcDqj/LQrAuDOcNRxQcXgiYitWdPA=; b=n3KOmzWiwsVfam 1aiXt2YYCtjo5Hj0oU4HWRUvvvcIdRe4X2+/WpVMiKT4sd6UdWan7T1yz8T2bDXxWES65iyCw796G b7b6nzyPulNFpU0XA618A334PEaMchRBhkJeSCFbDeqXFRxd4dmi/FlxjiLAigKBbr8+mjsNh7dII jdnOjOsoV1u0xv9bXsB+2WNRRItiBA6WhT+7pQzrjrdhfdcIJiMgoPd+tTSzorfD9lOPEzPUeOddi qQpQ7JoJrQml7ulmL2fv8Wo3igaVbazvRY2Xn3W4AAll0Q2lSi+04DSR18lk3ynmLTmQg6EQ83nV1 mBGEMpqOEn86x1+c3ovg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1m2xch-007hhj-1c; Mon, 12 Jul 2021 15:13:31 +0000 Received: from mail-io1-f50.google.com ([209.85.166.50]) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1m2xcd-007hhE-7y for linux-arm-kernel@lists.infradead.org; Mon, 12 Jul 2021 15:13:29 +0000 Received: by mail-io1-f50.google.com with SMTP id h6so23137969iok.6 for ; Mon, 12 Jul 2021 08:13:26 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=ywEGSSGnXYgQreUoGAWNVHwZEeeGGdOlrzirLAGyzSI=; b=W+5pvB2EIPC7W2se+YiohHCvYEK1bd4u+3EuLywVC6bj8GbqPrYblug7zowIlaEuaG yj9/U4rQ/LBHZmcknLcL7aint4hvM8A6DjzgECT2JxU4yDeI6/oX//iPOfWwiJoiO3hr nrH8V0eRIb/bIeC6BLuStzIsqGtw5JiIzLsgBq8z5DPUnnqUe3p+8YEFpw3YEExg2ldO AUWd+kOgE4qQr+YVMG0a1aGQ7IASOYAsyJI5tXBdGy770JUwooZKPMYoSgTPguYCQIW1 4w4ElK+NyBXAyjXlOS2sH7qRyBuuHDhgitE/Ci9+osI9q7oib2xY8ogDOFH56NbjeZNu uFDQ== X-Gm-Message-State: AOAM533e9pbtfw7x3/brje/EK3sNIx0sWJcVo1U0pVga/B7MTmh6OC8X lTmJ0m1swm0RlG3AFnmaEw== X-Google-Smtp-Source: ABdhPJwGzyduDXgO004wRTI2OMhmKNmAtIUZJZ3h6v1x6kCyzkOGf6zAO5Eneh4pVkn0cPr+MFqPKw== X-Received: by 2002:a02:a68e:: with SMTP id j14mr26364562jam.104.1626102805452; Mon, 12 Jul 2021 08:13:25 -0700 (PDT) Received: from robh.at.kernel.org ([64.188.179.248]) by smtp.gmail.com with ESMTPSA id d205sm7749793iof.31.2021.07.12.08.13.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 12 Jul 2021 08:13:24 -0700 (PDT) Received: (nullmailer pid 1943556 invoked by uid 1000); Mon, 12 Jul 2021 15:13:22 -0000 Date: Mon, 12 Jul 2021 09:13:22 -0600 From: Rob Herring To: Jagan Teki Cc: Inki Dae , Joonyoung Shim , Seung-Woo Kim , Kyungmin Park , Andrzej Hajda , Neil Armstrong , Robert Foss , Laurent Pinchart , Frieder Schrempf , Daniel Vetter , Marek Vasut , Krzysztof Kozlowski , Fabio Estevam , dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-samsung-soc@vger.kernel.org, linux-arm-kernel@lists.infradead.org, NXP Linux Team , linux-amarula Subject: Re: [RFC PATCH 08/17] dt-bindings: display: bridge: Add Samsung MIPI DSIM bridge Message-ID: <20210712151322.GA1931925@robh.at.kernel.org> References: <20210704090230.26489-1-jagan@amarulasolutions.com> <20210704090230.26489-9-jagan@amarulasolutions.com> MIME-Version: 1.0 Content-Disposition: inline In-Reply-To: <20210704090230.26489-9-jagan@amarulasolutions.com> X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210712_081327_350321_C29E01A8 X-CRM114-Status: GOOD ( 32.23 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org On Sun, Jul 04, 2021 at 02:32:21PM +0530, Jagan Teki wrote: > Samsing MIPI DSIM bridge can be found on Exynos and NXP's > i.MX8M Mini and Nano SoC's. > > This dt-bindings replaces legacy exynos_dsim.txt. > > Used the example node from latest Exynos SoC instead of > the one used in legacy exynos_dsim.txt. > > Add dt-bingings for it. typo > > Cc: Rob Herring > Signed-off-by: Jagan Teki > --- > .../display/bridge/samsung,mipi-dsim.yaml | 278 ++++++++++++++++++ > .../bindings/display/exynos/exynos_dsim.txt | 90 ------ > MAINTAINERS | 1 + > 3 files changed, 279 insertions(+), 90 deletions(-) > create mode 100644 Documentation/devicetree/bindings/display/bridge/samsung,mipi-dsim.yaml > delete mode 100644 Documentation/devicetree/bindings/display/exynos/exynos_dsim.txt > > diff --git a/Documentation/devicetree/bindings/display/bridge/samsung,mipi-dsim.yaml b/Documentation/devicetree/bindings/display/bridge/samsung,mipi-dsim.yaml > new file mode 100644 > index 000000000000..b2970734ffd7 > --- /dev/null > +++ b/Documentation/devicetree/bindings/display/bridge/samsung,mipi-dsim.yaml > @@ -0,0 +1,278 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/display/bridge/samsung,mipi-dsim.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Samsung MIPI DSIM bridge controller > + > +maintainers: > + - Inki Dae > + - Joonyoung Shim > + - Seung-Woo Kim > + - Kyungmin Park > + - Andrzej Hajda > + - Jagan Teki > + > +description: | > + Samsung MIPI DSIM bridge controller can be found it on Exynos > + and i.MX8M Mini and Nano SoC's. > + > +properties: > + compatible: > + enum: > + - samsung,exynos3250-mipi-dsi > + - samsung,exynos4210-mipi-dsi > + - samsung,exynos5410-mipi-dsi > + - samsung,exynos5422-mipi-dsi > + - samsung,exynos5433-mipi-dsi What about i.MX compatibles? > + > + reg: > + maxItems: 1 > + > + interrupts: > + maxItems: 1 > + > + '#address-cells': > + const: 1 > + > + '#size-cells': > + const: 0 > + > + clocks: > + minItems: 2 > + maxItems: 5 > + > + clock-names: > + minItems: 2 > + maxItems: 5 > + > + phys: > + maxItems: 1 > + description: phandle to the phy module representing the DPHY Drop > + > + phy-names: > + items: > + - const: dsim > + > + samsung,phy-type: > + $ref: /schemas/types.yaml#/definitions/uint32 > + description: phandle to the samsung phy-type > + > + power-domains: > + description: phandle to the associated power domain Drop > + maxItems: 1 > + > + samsung,power-domain: > + $ref: /schemas/types.yaml#/definitions/phandle > + description: phandle to the associated samsung power domain > + maxItems: 1 > + > + vddcore-supply: > + description: MIPI DSIM Core voltage supply (e.g. 1.1V) > + > + vddio-supply: > + description: MIPI DSIM I/O and PLL voltage supply (e.g. 1.8V) > + > + samsung,burst-clock-frequency: > + $ref: /schemas/types.yaml#/definitions/uint32 > + description: > + DSIM high speed burst mode frequency. > + > + samsung,esc-clock-frequency: > + $ref: /schemas/types.yaml#/definitions/uint32 > + description: > + DSIM escape mode frequency. > + > + samsung,pll-clock-frequency: > + $ref: /schemas/types.yaml#/definitions/uint32 > + description: > + DSIM oscillator clock frequency. > + > + ports: > + $ref: /schemas/graph.yaml#/properties/ports > + > + properties: > + port@0: > + $ref: /schemas/graph.yaml#/$defs/port-base If there are no extra endpoint properties, then use '/schemas/graph.yaml#/properties/port'. > + description: > + Input port node to receive pixel data from the > + display controller. Exactly one endpoint must be > + specified. > + properties: > + endpoint@0: > + $ref: /schemas/graph.yaml#/properties/endpoint > + description: sub-node describing the input from MIC I'd assume i.MX has a different input than MIC? > + > + unevaluatedProperties: false > + > + port@1: > + $ref: /schemas/graph.yaml#/properties/port > + description: > + DSI output port node to the panel or the next bridge > + in the chain > + > +required: > + - '#address-cells' > + - '#size-cells' > + - clock-names > + - clocks > + - compatible > + - interrupts > + - phy-names > + - phys > + - reg > + - samsung,burst-clock-frequency > + - samsung,esc-clock-frequency > + - samsung,pll-clock-frequency > + > +allOf: > + - $ref: ../dsi-controller.yaml# > + - if: > + properties: > + compatible: > + contains: > + const: samsung,exynos5433-mipi-dsi > + > + then: > + properties: > + clocks: > + minItems: 5 > + > + clock-names: > + items: > + - const: bus_clk > + - const: phyclk_mipidphy0_bitclkdiv8 > + - const: phyclk_mipidphy0_rxclkesc0 > + - const: sclk_rgb_vclk_to_dsim0 > + - const: sclk_mipi > + > + ports: > + required: > + - port@0 > + > + required: > + - ports > + - vddcore-supply > + - vddio-supply > + > + - if: > + properties: > + compatible: > + contains: > + const: samsung,exynos5410-mipi-dsi > + > + then: > + properties: > + clocks: > + minItems: 2 > + > + clock-names: > + items: > + - const: bus_clk > + - const: pll_clk > + > + required: > + - vddcore-supply > + - vddio-supply > + > + - if: > + properties: > + compatible: > + contains: > + const: samsung,exynos4210-mipi-dsi > + > + then: > + properties: > + clocks: > + minItems: 2 > + > + clock-names: > + items: > + - const: bus_clk > + - const: sclk_mipi > + > + required: > + - vddcore-supply > + - vddio-supply > + > + - if: > + properties: > + compatible: > + contains: > + const: samsung,exynos3250-mipi-dsi > + > + then: > + properties: > + clocks: > + minItems: 2 > + > + clock-names: > + items: > + - const: bus_clk > + - const: pll_clk > + > + required: > + - vddcore-supply > + - vddio-supply > + - samsung,phy-type > + > +additionalProperties: > + type: object > + > +examples: > + - | > + #include > + #include > + #include > + > + dsi@13900000 { > + compatible = "samsung,exynos5433-mipi-dsi"; > + reg = <0x13900000 0xC0>; > + interrupts = ; > + phys = <&mipi_phy 1>; > + phy-names = "dsim"; > + clocks = <&cmu_disp CLK_PCLK_DSIM0>, > + <&cmu_disp CLK_PHYCLK_MIPIDPHY0_BITCLKDIV8>, > + <&cmu_disp CLK_PHYCLK_MIPIDPHY0_RXCLKESC0>, > + <&cmu_disp CLK_SCLK_RGB_VCLK_TO_DSIM0>, > + <&cmu_disp CLK_SCLK_DSIM0>; > + clock-names = "bus_clk", > + "phyclk_mipidphy0_bitclkdiv8", > + "phyclk_mipidphy0_rxclkesc0", > + "sclk_rgb_vclk_to_dsim0", > + "sclk_mipi"; > + power-domains = <&pd_disp>; > + vddcore-supply = <&ldo6_reg>; > + vddio-supply = <&ldo7_reg>; > + samsung,burst-clock-frequency = <512000000>; > + samsung,esc-clock-frequency = <16000000>; > + samsung,pll-clock-frequency = <24000000>; > + pinctrl-names = "default"; > + pinctrl-0 = <&te_irq>; > + status = "disabled"; > + #address-cells = <1>; > + #size-cells = <0>; > + > + panel@0 { > + compatible = "samsung,s6e3ha2"; > + reg = <0>; > + vdd3-supply = <&ldo27_reg>; > + vci-supply = <&ldo28_reg>; > + reset-gpios = <&gpg0 0 GPIO_ACTIVE_LOW>; > + enable-gpios = <&gpf1 5 GPIO_ACTIVE_HIGH>; > + }; > + > + ports { > + #address-cells = <1>; > + #size-cells = <0>; > + > + port@0 { > + reg = <0>; > + > + dsi_to_mic: endpoint { > + remote-endpoint = <&mic_to_dsi>; > + }; > + }; > + }; > + }; > diff --git a/Documentation/devicetree/bindings/display/exynos/exynos_dsim.txt b/Documentation/devicetree/bindings/display/exynos/exynos_dsim.txt > deleted file mode 100644 > index be377786e8cd..000000000000 > --- a/Documentation/devicetree/bindings/display/exynos/exynos_dsim.txt > +++ /dev/null > @@ -1,90 +0,0 @@ > -Exynos MIPI DSI Master > - > -Required properties: > - - compatible: value should be one of the following > - "samsung,exynos3250-mipi-dsi" /* for Exynos3250/3472 SoCs */ > - "samsung,exynos4210-mipi-dsi" /* for Exynos4 SoCs */ > - "samsung,exynos5410-mipi-dsi" /* for Exynos5410/5420/5440 SoCs */ > - "samsung,exynos5422-mipi-dsi" /* for Exynos5422/5800 SoCs */ > - "samsung,exynos5433-mipi-dsi" /* for Exynos5433 SoCs */ > - - reg: physical base address and length of the registers set for the device > - - interrupts: should contain DSI interrupt > - - clocks: list of clock specifiers, must contain an entry for each required > - entry in clock-names > - - clock-names: should include "bus_clk"and "sclk_mipi" entries > - the use of "pll_clk" is deprecated > - - phys: list of phy specifiers, must contain an entry for each required > - entry in phy-names > - - phy-names: should include "dsim" entry > - - vddcore-supply: MIPI DSIM Core voltage supply (e.g. 1.1V) > - - vddio-supply: MIPI DSIM I/O and PLL voltage supply (e.g. 1.8V) > - - samsung,pll-clock-frequency: specifies frequency of the oscillator clock > - - #address-cells, #size-cells: should be set respectively to <1> and <0> > - according to DSI host bindings (see MIPI DSI bindings [1]) > - - samsung,burst-clock-frequency: specifies DSI frequency in high-speed burst > - mode > - - samsung,esc-clock-frequency: specifies DSI frequency in escape mode > - > -Optional properties: > - - power-domains: a phandle to DSIM power domain node > - > -Child nodes: > - Should contain DSI peripheral nodes (see MIPI DSI bindings [1]). > - > -Video interfaces: > - Device node can contain following video interface port nodes according to [2]: > - 0: RGB input, > - 1: DSI output > - > -[1]: Documentation/devicetree/bindings/display/mipi-dsi-bus.txt > -[2]: Documentation/devicetree/bindings/media/video-interfaces.txt > - > -Example: > - > - dsi@11c80000 { > - compatible = "samsung,exynos4210-mipi-dsi"; > - reg = <0x11C80000 0x10000>; > - interrupts = <0 79 0>; > - clocks = <&clock 286>, <&clock 143>; > - clock-names = "bus_clk", "sclk_mipi"; > - phys = <&mipi_phy 1>; > - phy-names = "dsim"; > - vddcore-supply = <&vusb_reg>; > - vddio-supply = <&vmipi_reg>; > - power-domains = <&pd_lcd0>; > - #address-cells = <1>; > - #size-cells = <0>; > - samsung,pll-clock-frequency = <24000000>; > - > - panel@1 { > - reg = <0>; > - ... > - port { > - panel_ep: endpoint { > - remote-endpoint = <&dsi_ep>; > - }; > - }; > - }; > - > - ports { > - #address-cells = <1>; > - #size-cells = <0>; > - > - port@0 { > - reg = <0>; > - decon_to_mic: endpoint { > - remote-endpoint = <&mic_to_decon>; > - }; > - }; > - > - port@1 { > - reg = <1>; > - dsi_ep: endpoint { > - reg = <0>; > - samsung,burst-clock-frequency = <500000000>; > - samsung,esc-clock-frequency = <20000000>; > - remote-endpoint = <&panel_ep>; > - }; > - }; > - }; > - }; > diff --git a/MAINTAINERS b/MAINTAINERS > index 733c2ebc0393..e571fc7792aa 100644 > --- a/MAINTAINERS > +++ b/MAINTAINERS > @@ -5873,6 +5873,7 @@ M: Andrzej Hajda > M: Jagan Teki > S: Maintained > T: git git://anongit.freedesktop.org/drm/drm-misc > +F: Documentation/devicetree/bindings/display/bridge/samsung,mipi-dsim.yaml > F: drivers/gpu/drm/bridge/samsung-dsim.c > > DRM DRIVER FOR SITRONIX ST7703 PANELS > -- > 2.25.1 > > _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-19.0 required=3.0 tests=BAYES_00,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,MENTIONS_GIT_HOSTING,SPF_HELO_NONE,SPF_PASS, URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 8E5ADC07E99 for ; Mon, 12 Jul 2021 15:13:28 +0000 (UTC) Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 5185D61206 for ; Mon, 12 Jul 2021 15:13:28 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 5185D61206 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=kernel.org Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=dri-devel-bounces@lists.freedesktop.org Received: from gabe.freedesktop.org (localhost [127.0.0.1]) by gabe.freedesktop.org (Postfix) with ESMTP id C16DB89CAD; Mon, 12 Jul 2021 15:13:27 +0000 (UTC) Received: from mail-io1-f41.google.com (mail-io1-f41.google.com [209.85.166.41]) by gabe.freedesktop.org (Postfix) with ESMTPS id 5097189CAD for ; Mon, 12 Jul 2021 15:13:26 +0000 (UTC) Received: by mail-io1-f41.google.com with SMTP id g22so23156971iom.1 for ; Mon, 12 Jul 2021 08:13:26 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=ywEGSSGnXYgQreUoGAWNVHwZEeeGGdOlrzirLAGyzSI=; b=s4eiMQCs4B1WemS2IxIoSZGp6mkJYZ++QUSeGNNIPtNmy4eoyBGEPDrWpX/BRIeJTy E/7OcXxQSLwhHDQ9h0SuxeugJIW1BSdlE67JDCyOwp8ggMhm2v1nwsCT/HdSZYX7cW98 W/9iMskPEhXuilka3hnJL21SrTa4PxjT0T9ORv6VA49AFFJZW9X94VRnHPnjv4KfqWiN +aO1Gl1PFCYe0o7FK7P5D8bFPL4VliEJd0FoiDhhP6AAmJOcRe9L2Qv3nwIqHpG/6njF vS6t07a8Oz6y57siyHozO6W5QJ0lZ39UpuGltA4K/wuCI86vaAeS7cPlIV5UdzBi3L9Q eecg== X-Gm-Message-State: AOAM531hmbolRxJDbIS0jVjefYAhWIiGhUNdrVbfGGpiiN5yaqNPmkTu hUDvIMEX4ju7L85yPRLF/g== X-Google-Smtp-Source: ABdhPJwGzyduDXgO004wRTI2OMhmKNmAtIUZJZ3h6v1x6kCyzkOGf6zAO5Eneh4pVkn0cPr+MFqPKw== X-Received: by 2002:a02:a68e:: with SMTP id j14mr26364562jam.104.1626102805452; Mon, 12 Jul 2021 08:13:25 -0700 (PDT) Received: from robh.at.kernel.org ([64.188.179.248]) by smtp.gmail.com with ESMTPSA id d205sm7749793iof.31.2021.07.12.08.13.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 12 Jul 2021 08:13:24 -0700 (PDT) Received: (nullmailer pid 1943556 invoked by uid 1000); Mon, 12 Jul 2021 15:13:22 -0000 Date: Mon, 12 Jul 2021 09:13:22 -0600 From: Rob Herring To: Jagan Teki Subject: Re: [RFC PATCH 08/17] dt-bindings: display: bridge: Add Samsung MIPI DSIM bridge Message-ID: <20210712151322.GA1931925@robh.at.kernel.org> References: <20210704090230.26489-1-jagan@amarulasolutions.com> <20210704090230.26489-9-jagan@amarulasolutions.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20210704090230.26489-9-jagan@amarulasolutions.com> X-BeenThere: dri-devel@lists.freedesktop.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Direct Rendering Infrastructure - Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Marek Vasut , devicetree@vger.kernel.org, linux-samsung-soc@vger.kernel.org, Joonyoung Shim , Neil Armstrong , linux-amarula , dri-devel@lists.freedesktop.org, Krzysztof Kozlowski , Seung-Woo Kim , Robert Foss , Frieder Schrempf , Andrzej Hajda , Kyungmin Park , Laurent Pinchart , Daniel Vetter , linux-arm-kernel@lists.infradead.org, NXP Linux Team Errors-To: dri-devel-bounces@lists.freedesktop.org Sender: "dri-devel" On Sun, Jul 04, 2021 at 02:32:21PM +0530, Jagan Teki wrote: > Samsing MIPI DSIM bridge can be found on Exynos and NXP's > i.MX8M Mini and Nano SoC's. > > This dt-bindings replaces legacy exynos_dsim.txt. > > Used the example node from latest Exynos SoC instead of > the one used in legacy exynos_dsim.txt. > > Add dt-bingings for it. typo > > Cc: Rob Herring > Signed-off-by: Jagan Teki > --- > .../display/bridge/samsung,mipi-dsim.yaml | 278 ++++++++++++++++++ > .../bindings/display/exynos/exynos_dsim.txt | 90 ------ > MAINTAINERS | 1 + > 3 files changed, 279 insertions(+), 90 deletions(-) > create mode 100644 Documentation/devicetree/bindings/display/bridge/samsung,mipi-dsim.yaml > delete mode 100644 Documentation/devicetree/bindings/display/exynos/exynos_dsim.txt > > diff --git a/Documentation/devicetree/bindings/display/bridge/samsung,mipi-dsim.yaml b/Documentation/devicetree/bindings/display/bridge/samsung,mipi-dsim.yaml > new file mode 100644 > index 000000000000..b2970734ffd7 > --- /dev/null > +++ b/Documentation/devicetree/bindings/display/bridge/samsung,mipi-dsim.yaml > @@ -0,0 +1,278 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/display/bridge/samsung,mipi-dsim.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Samsung MIPI DSIM bridge controller > + > +maintainers: > + - Inki Dae > + - Joonyoung Shim > + - Seung-Woo Kim > + - Kyungmin Park > + - Andrzej Hajda > + - Jagan Teki > + > +description: | > + Samsung MIPI DSIM bridge controller can be found it on Exynos > + and i.MX8M Mini and Nano SoC's. > + > +properties: > + compatible: > + enum: > + - samsung,exynos3250-mipi-dsi > + - samsung,exynos4210-mipi-dsi > + - samsung,exynos5410-mipi-dsi > + - samsung,exynos5422-mipi-dsi > + - samsung,exynos5433-mipi-dsi What about i.MX compatibles? > + > + reg: > + maxItems: 1 > + > + interrupts: > + maxItems: 1 > + > + '#address-cells': > + const: 1 > + > + '#size-cells': > + const: 0 > + > + clocks: > + minItems: 2 > + maxItems: 5 > + > + clock-names: > + minItems: 2 > + maxItems: 5 > + > + phys: > + maxItems: 1 > + description: phandle to the phy module representing the DPHY Drop > + > + phy-names: > + items: > + - const: dsim > + > + samsung,phy-type: > + $ref: /schemas/types.yaml#/definitions/uint32 > + description: phandle to the samsung phy-type > + > + power-domains: > + description: phandle to the associated power domain Drop > + maxItems: 1 > + > + samsung,power-domain: > + $ref: /schemas/types.yaml#/definitions/phandle > + description: phandle to the associated samsung power domain > + maxItems: 1 > + > + vddcore-supply: > + description: MIPI DSIM Core voltage supply (e.g. 1.1V) > + > + vddio-supply: > + description: MIPI DSIM I/O and PLL voltage supply (e.g. 1.8V) > + > + samsung,burst-clock-frequency: > + $ref: /schemas/types.yaml#/definitions/uint32 > + description: > + DSIM high speed burst mode frequency. > + > + samsung,esc-clock-frequency: > + $ref: /schemas/types.yaml#/definitions/uint32 > + description: > + DSIM escape mode frequency. > + > + samsung,pll-clock-frequency: > + $ref: /schemas/types.yaml#/definitions/uint32 > + description: > + DSIM oscillator clock frequency. > + > + ports: > + $ref: /schemas/graph.yaml#/properties/ports > + > + properties: > + port@0: > + $ref: /schemas/graph.yaml#/$defs/port-base If there are no extra endpoint properties, then use '/schemas/graph.yaml#/properties/port'. > + description: > + Input port node to receive pixel data from the > + display controller. Exactly one endpoint must be > + specified. > + properties: > + endpoint@0: > + $ref: /schemas/graph.yaml#/properties/endpoint > + description: sub-node describing the input from MIC I'd assume i.MX has a different input than MIC? > + > + unevaluatedProperties: false > + > + port@1: > + $ref: /schemas/graph.yaml#/properties/port > + description: > + DSI output port node to the panel or the next bridge > + in the chain > + > +required: > + - '#address-cells' > + - '#size-cells' > + - clock-names > + - clocks > + - compatible > + - interrupts > + - phy-names > + - phys > + - reg > + - samsung,burst-clock-frequency > + - samsung,esc-clock-frequency > + - samsung,pll-clock-frequency > + > +allOf: > + - $ref: ../dsi-controller.yaml# > + - if: > + properties: > + compatible: > + contains: > + const: samsung,exynos5433-mipi-dsi > + > + then: > + properties: > + clocks: > + minItems: 5 > + > + clock-names: > + items: > + - const: bus_clk > + - const: phyclk_mipidphy0_bitclkdiv8 > + - const: phyclk_mipidphy0_rxclkesc0 > + - const: sclk_rgb_vclk_to_dsim0 > + - const: sclk_mipi > + > + ports: > + required: > + - port@0 > + > + required: > + - ports > + - vddcore-supply > + - vddio-supply > + > + - if: > + properties: > + compatible: > + contains: > + const: samsung,exynos5410-mipi-dsi > + > + then: > + properties: > + clocks: > + minItems: 2 > + > + clock-names: > + items: > + - const: bus_clk > + - const: pll_clk > + > + required: > + - vddcore-supply > + - vddio-supply > + > + - if: > + properties: > + compatible: > + contains: > + const: samsung,exynos4210-mipi-dsi > + > + then: > + properties: > + clocks: > + minItems: 2 > + > + clock-names: > + items: > + - const: bus_clk > + - const: sclk_mipi > + > + required: > + - vddcore-supply > + - vddio-supply > + > + - if: > + properties: > + compatible: > + contains: > + const: samsung,exynos3250-mipi-dsi > + > + then: > + properties: > + clocks: > + minItems: 2 > + > + clock-names: > + items: > + - const: bus_clk > + - const: pll_clk > + > + required: > + - vddcore-supply > + - vddio-supply > + - samsung,phy-type > + > +additionalProperties: > + type: object > + > +examples: > + - | > + #include > + #include > + #include > + > + dsi@13900000 { > + compatible = "samsung,exynos5433-mipi-dsi"; > + reg = <0x13900000 0xC0>; > + interrupts = ; > + phys = <&mipi_phy 1>; > + phy-names = "dsim"; > + clocks = <&cmu_disp CLK_PCLK_DSIM0>, > + <&cmu_disp CLK_PHYCLK_MIPIDPHY0_BITCLKDIV8>, > + <&cmu_disp CLK_PHYCLK_MIPIDPHY0_RXCLKESC0>, > + <&cmu_disp CLK_SCLK_RGB_VCLK_TO_DSIM0>, > + <&cmu_disp CLK_SCLK_DSIM0>; > + clock-names = "bus_clk", > + "phyclk_mipidphy0_bitclkdiv8", > + "phyclk_mipidphy0_rxclkesc0", > + "sclk_rgb_vclk_to_dsim0", > + "sclk_mipi"; > + power-domains = <&pd_disp>; > + vddcore-supply = <&ldo6_reg>; > + vddio-supply = <&ldo7_reg>; > + samsung,burst-clock-frequency = <512000000>; > + samsung,esc-clock-frequency = <16000000>; > + samsung,pll-clock-frequency = <24000000>; > + pinctrl-names = "default"; > + pinctrl-0 = <&te_irq>; > + status = "disabled"; > + #address-cells = <1>; > + #size-cells = <0>; > + > + panel@0 { > + compatible = "samsung,s6e3ha2"; > + reg = <0>; > + vdd3-supply = <&ldo27_reg>; > + vci-supply = <&ldo28_reg>; > + reset-gpios = <&gpg0 0 GPIO_ACTIVE_LOW>; > + enable-gpios = <&gpf1 5 GPIO_ACTIVE_HIGH>; > + }; > + > + ports { > + #address-cells = <1>; > + #size-cells = <0>; > + > + port@0 { > + reg = <0>; > + > + dsi_to_mic: endpoint { > + remote-endpoint = <&mic_to_dsi>; > + }; > + }; > + }; > + }; > diff --git a/Documentation/devicetree/bindings/display/exynos/exynos_dsim.txt b/Documentation/devicetree/bindings/display/exynos/exynos_dsim.txt > deleted file mode 100644 > index be377786e8cd..000000000000 > --- a/Documentation/devicetree/bindings/display/exynos/exynos_dsim.txt > +++ /dev/null > @@ -1,90 +0,0 @@ > -Exynos MIPI DSI Master > - > -Required properties: > - - compatible: value should be one of the following > - "samsung,exynos3250-mipi-dsi" /* for Exynos3250/3472 SoCs */ > - "samsung,exynos4210-mipi-dsi" /* for Exynos4 SoCs */ > - "samsung,exynos5410-mipi-dsi" /* for Exynos5410/5420/5440 SoCs */ > - "samsung,exynos5422-mipi-dsi" /* for Exynos5422/5800 SoCs */ > - "samsung,exynos5433-mipi-dsi" /* for Exynos5433 SoCs */ > - - reg: physical base address and length of the registers set for the device > - - interrupts: should contain DSI interrupt > - - clocks: list of clock specifiers, must contain an entry for each required > - entry in clock-names > - - clock-names: should include "bus_clk"and "sclk_mipi" entries > - the use of "pll_clk" is deprecated > - - phys: list of phy specifiers, must contain an entry for each required > - entry in phy-names > - - phy-names: should include "dsim" entry > - - vddcore-supply: MIPI DSIM Core voltage supply (e.g. 1.1V) > - - vddio-supply: MIPI DSIM I/O and PLL voltage supply (e.g. 1.8V) > - - samsung,pll-clock-frequency: specifies frequency of the oscillator clock > - - #address-cells, #size-cells: should be set respectively to <1> and <0> > - according to DSI host bindings (see MIPI DSI bindings [1]) > - - samsung,burst-clock-frequency: specifies DSI frequency in high-speed burst > - mode > - - samsung,esc-clock-frequency: specifies DSI frequency in escape mode > - > -Optional properties: > - - power-domains: a phandle to DSIM power domain node > - > -Child nodes: > - Should contain DSI peripheral nodes (see MIPI DSI bindings [1]). > - > -Video interfaces: > - Device node can contain following video interface port nodes according to [2]: > - 0: RGB input, > - 1: DSI output > - > -[1]: Documentation/devicetree/bindings/display/mipi-dsi-bus.txt > -[2]: Documentation/devicetree/bindings/media/video-interfaces.txt > - > -Example: > - > - dsi@11c80000 { > - compatible = "samsung,exynos4210-mipi-dsi"; > - reg = <0x11C80000 0x10000>; > - interrupts = <0 79 0>; > - clocks = <&clock 286>, <&clock 143>; > - clock-names = "bus_clk", "sclk_mipi"; > - phys = <&mipi_phy 1>; > - phy-names = "dsim"; > - vddcore-supply = <&vusb_reg>; > - vddio-supply = <&vmipi_reg>; > - power-domains = <&pd_lcd0>; > - #address-cells = <1>; > - #size-cells = <0>; > - samsung,pll-clock-frequency = <24000000>; > - > - panel@1 { > - reg = <0>; > - ... > - port { > - panel_ep: endpoint { > - remote-endpoint = <&dsi_ep>; > - }; > - }; > - }; > - > - ports { > - #address-cells = <1>; > - #size-cells = <0>; > - > - port@0 { > - reg = <0>; > - decon_to_mic: endpoint { > - remote-endpoint = <&mic_to_decon>; > - }; > - }; > - > - port@1 { > - reg = <1>; > - dsi_ep: endpoint { > - reg = <0>; > - samsung,burst-clock-frequency = <500000000>; > - samsung,esc-clock-frequency = <20000000>; > - remote-endpoint = <&panel_ep>; > - }; > - }; > - }; > - }; > diff --git a/MAINTAINERS b/MAINTAINERS > index 733c2ebc0393..e571fc7792aa 100644 > --- a/MAINTAINERS > +++ b/MAINTAINERS > @@ -5873,6 +5873,7 @@ M: Andrzej Hajda > M: Jagan Teki > S: Maintained > T: git git://anongit.freedesktop.org/drm/drm-misc > +F: Documentation/devicetree/bindings/display/bridge/samsung,mipi-dsim.yaml > F: drivers/gpu/drm/bridge/samsung-dsim.c > > DRM DRIVER FOR SITRONIX ST7703 PANELS > -- > 2.25.1 > >