From: Ralph Siemsen <ralph.siemsen@linaro.org>
To: u-boot@lists.denx.de
Cc: Ralph Siemsen <ralph.siemsen@linaro.org>,
Andre Przywara <andre.przywara@arm.com>
Subject: [RFC PATCH v1 1/9] ARM: armv7: add non-SPL enable for Cortex SMPEN
Date: Tue, 9 Aug 2022 08:59:51 -0400 [thread overview]
Message-ID: <20220809125959.217333-2-ralph.siemsen@linaro.org> (raw)
In-Reply-To: <20220809125959.217333-1-ralph.siemsen@linaro.org>
Commit 2564fce7eea3 ("sunxi: move Cortex SMPEN setting into start.S")
added SPL_ARMV7_SET_CORTEX_SMPEN to enable setting SMP bit. For
platforms not using SPL boot, add the corresponding non-SPL config,
so that CONFIG_IS_ENABLED(ARMV7_SET_CORTEX_SMPEN) works as expected.
Signed-off-by: Ralph Siemsen <ralph.siemsen@linaro.org>
---
This will be used by the following commit that adds ARCH_RZN1.
arch/arm/cpu/armv7/Kconfig | 5 +++++
1 file changed, 5 insertions(+)
diff --git a/arch/arm/cpu/armv7/Kconfig b/arch/arm/cpu/armv7/Kconfig
index f1e4e26b8f..e33e53636a 100644
--- a/arch/arm/cpu/armv7/Kconfig
+++ b/arch/arm/cpu/armv7/Kconfig
@@ -107,6 +107,11 @@ config ARMV7_LPAE
Say Y here to use the long descriptor page table format. This is
required if U-Boot runs in HYP mode.
+config ARMV7_SET_CORTEX_SMPEN
+ bool
+ help
+ Enable the ARM Cortex ACTLR.SMP enable bit in U-boot.
+
config SPL_ARMV7_SET_CORTEX_SMPEN
bool
help
--
2.25.1
next prev parent reply other threads:[~2022-08-09 13:00 UTC|newest]
Thread overview: 29+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-08-09 12:59 [RFC PATCH v1 0/9] Renesas RZ/N1 SoC initial support Ralph Siemsen
2022-08-09 12:59 ` Ralph Siemsen [this message]
2022-08-09 12:59 ` [RFC PATCH v1 2/9] clk: renesas: prepare for non-RCAR clock drivers Ralph Siemsen
2022-08-13 4:37 ` Sean Anderson
2022-08-09 12:59 ` [RFC PATCH v1 3/9] clk: renesas: add R906G032 driver Ralph Siemsen
2022-08-13 5:30 ` Sean Anderson
2022-08-15 2:48 ` Ralph Siemsen
2022-08-23 4:14 ` Sean Anderson
2022-08-26 15:47 ` Ralph Siemsen
2023-02-22 17:39 ` Ralph Siemsen
2022-08-09 12:59 ` [RFC PATCH v1 4/9] pinctrl: " Ralph Siemsen
2022-08-09 12:59 ` [RFC PATCH v1 5/9] ram: cadence: add driver for Cadence EDAC Ralph Siemsen
2022-08-09 12:59 ` [RFC PATCH v1 6/9] dts: basic devicetree for Renesas RZ/N1 SoC Ralph Siemsen
2022-08-09 12:59 ` [RFC PATCH v1 7/9] ARM: rzn1: basic support " Ralph Siemsen
2022-08-09 12:59 ` [RFC PATCH v1 8/9] board: schneider: add LCES board support Ralph Siemsen
2022-08-09 12:59 ` [RFC PATCH v1 9/9] tools: Add tool to create Renesas SPKG images Ralph Siemsen
2022-08-09 13:03 ` Pali Rohár
2022-08-09 13:07 ` Pali Rohár
2022-08-09 15:54 ` Ralph Siemsen
2022-08-09 16:06 ` Pali Rohár
2022-08-09 17:02 ` Ralph Siemsen
2022-08-09 17:15 ` Sean Anderson
2022-08-12 17:00 ` Ralph Siemsen
2022-08-12 17:03 ` [RFC PATCH v2 9/9] tools: spkgimage: add Renesas SPKG format Ralph Siemsen
2022-08-13 14:47 ` Sean Anderson
2022-08-14 1:45 ` Ralph Siemsen
2022-08-16 14:33 ` Ralph Siemsen
2022-08-23 3:42 ` Sean Anderson
2022-08-26 15:01 ` Ralph Siemsen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220809125959.217333-2-ralph.siemsen@linaro.org \
--to=ralph.siemsen@linaro.org \
--cc=andre.przywara@arm.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.