All of lore.kernel.org
 help / color / mirror / Atom feed

diff for duplicates of <8c27ce1a-908b-3be9-7e10-d2151c48a918@redhat.com>

diff --git a/a/1.txt b/N1/1.txt
index 437bb22..b051d9d 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -2,7 +2,7 @@ Hi Shunyong,
 On 08/03/18 10:31, Yang, Shunyong wrote:
 > Hi, Eric,
 > 
-> First, please let me change Christoffer's email to cdall@kernel.org. I
+> First, please let me change Christoffer's email to cdall at kernel.org. I
 > add more information about my test below, please check.
 > 
 > On Thu, 2018-03-08 at 09:57 +0100, Auger Eric wrote:
@@ -16,9 +16,9 @@ On 08/03/18 10:31, Yang, Shunyong wrote:
 >>> "When the PE acknowledges an SGI, a PPI, or an SPI at the CPU
 >>> interface, the IRI changes the status of the interrupt to active
 >>> and pending if:
->>> • It is an edge-triggered interrupt, and another edge has been
+>>> ? It is an edge-triggered interrupt, and another edge has been
 >>> detected since the interrupt was acknowledged.
->>> • It is a level-sensitive interrupt, and the level has not been
+>>> ? It is a level-sensitive interrupt, and the level has not been
 >>> deasserted since the interrupt was acknowledged."
 >>>
 >>> GIC v2 specification IHI0048B.b has similar description on page
diff --git a/a/content_digest b/N1/content_digest
index ccff8ee..20c2581 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -8,7 +8,7 @@
   "ref\0001520501495.2583.19.camel\@hxt-semitech.com\0"
 ]
 [
-  "From\0Auger Eric <eric.auger\@redhat.com>\0"
+  "From\0eric.auger\@redhat.com (Auger Eric)\0"
 ]
 [
   "Subject\0Re: [\346\255\244\351\202\256\344\273\266\345\217\257\350\203\275\345\255\230\345\234\250\351\243\216\351\231\251] Re: [RFC PATCH] KVM: arm/arm64: vgic: change condition for level interrupt resampling\0"
@@ -17,20 +17,7 @@
   "Date\0Thu, 8 Mar 2018 16:29:23 +0100\0"
 ]
 [
-  "To\0Yang",
-  " Shunyong <shunyong.yang\@hxt-semitech.com>",
-  " cdall\@kernel.org <cdall\@kernel.org>\0"
-]
-[
-  "Cc\0linux-kernel\@vger.kernel.org <linux-kernel\@vger.kernel.org>",
-  " ard.biesheuvel\@linaro.org <ard.biesheuvel\@linaro.org>",
-  " kvmarm\@lists.cs.columbia.edu <kvmarm\@lists.cs.columbia.edu>",
-  " Zheng",
-  " Joey <yu.zheng\@hxt-semitech.com>",
-  " will.deacon\@arm.com <will.deacon\@arm.com>",
-  " linux-arm-kernel\@lists.infradead.org <linux-arm-kernel\@lists.infradead.org>",
-  " david.daney\@cavium.com <david.daney\@cavium.com>",
-  " marc.zyngier\@arm.com <marc.zyngier\@arm.com>\0"
+  "To\0linux-arm-kernel\@lists.infradead.org\0"
 ]
 [
   "\0000:1\0"
@@ -43,7 +30,7 @@
   "On 08/03/18 10:31, Yang, Shunyong wrote:\n",
   "> Hi, Eric,\n",
   "> \n",
-  "> First, please let me change Christoffer's email to cdall\@kernel.org. I\n",
+  "> First, please let me change Christoffer's email to cdall at kernel.org. I\n",
   "> add more information about my test below, please check.\n",
   "> \n",
   "> On Thu, 2018-03-08 at 09:57 +0100, Auger Eric wrote:\n",
@@ -57,9 +44,9 @@
   ">>> \"When the PE acknowledges an SGI, a PPI, or an SPI at the CPU\n",
   ">>> interface, the IRI changes the status of the interrupt to active\n",
   ">>> and pending if:\n",
-  ">>> \342\200\242 It is an edge-triggered interrupt, and another edge has been\n",
+  ">>> ? It is an edge-triggered interrupt, and another edge has been\n",
   ">>> detected since the interrupt was acknowledged.\n",
-  ">>> \342\200\242 It is a level-sensitive interrupt, and the level has not been\n",
+  ">>> ? It is a level-sensitive interrupt, and the level has not been\n",
   ">>> deasserted since the interrupt was acknowledged.\"\n",
   ">>>\n",
   ">>> GIC v2 specification IHI0048B.b has similar description on page\n",
@@ -221,4 +208,4 @@
   ">>>"
 ]
 
-35a14493a5bfec3b83434ac75a16ec5242a162cf571bc860ba4cc82ffcae2ddf
+64dedeba3ec63a3f2ecbc7d44b4ac8161e40e59c6bacdf4ee7f1c997844a15b0
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.