All of lore.kernel.org
 help / color / mirror / Atom feed
From: Huacai Chen <chenhc@lemote.com>
To: Sasha Levin <sashal@kernel.org>
Cc: Thomas Bogendoerfer <tsbogend@alpha.franken.de>,
	"open list:MIPS" <linux-mips@vger.kernel.org>,
	Fuxin Zhang <zhangfx@lemote.com>, stable <stable@vger.kernel.org>
Subject: Re: [PATCH 3/3] irqchip/loongson-pch-pic: Reserve legacy LPC irqs
Date: Fri, 11 Sep 2020 08:12:32 +0800	[thread overview]
Message-ID: <CAAhV-H5usiPEE1wfaDNHA-_XdWCtDANpTXmBjjiVkwcN_bRbaQ@mail.gmail.com> (raw)
In-Reply-To: <20200910163423.6FE0B221EB@mail.kernel.org>

Hi, Sasha,

On Fri, Sep 11, 2020 at 1:18 AM Sasha Levin <sashal@kernel.org> wrote:
>
> Hi
>
> [This is an automated email]
>
> This commit has been processed because it contains a -stable tag.
> The stable tag indicates that it's relevant for the following trees: all
>
> The bot has tested the following trees: v5.8.7, v5.4.63, v4.19.143, v4.14.196, v4.9.235, v4.4.235.
>
> v5.8.7: Build OK!
> v5.4.63: Failed to apply! Possible dependencies:
>     4134b762eb13 ("ARM: exynos: Enable exynos-asv driver for ARCH_EXYNOS")
>     818e915fbac5 ("irqchip: Add Loongson HyperTransport Vector support")
>     a93f1d903fa3 ("irqchip: Add driver for Loongson-3 HyperTransport PIC controller")
>     b74416dba33b ("irqchip: Define EXYNOS_IRQ_COMBINER")
>     dbb152267908 ("irqchip: Add driver for Loongson I/O Local Interrupt Controller")
>     ef8c01eb64ca ("irqchip: Add Loongson PCH PIC controller")
>
> v4.19.143: Failed to apply! Possible dependencies:
>     0145beed9d26 ("irqchip: davinci-aintc: move the driver to drivers/irqchip")
>     06a287161429 ("ARM: davinci: aintc: use the new config structure")
>     1fa70c7f4913 ("ARM: exynos: Enable exynos-chipid driver")
>     2b6a2e74f2bf ("ARM: davinci: aintc: use a common prefix for symbols in the driver")
>     2d242aa28892 ("ARM: davinci: aintc: drop GPL license boilerplate")
>     4134b762eb13 ("ARM: exynos: Enable exynos-asv driver for ARCH_EXYNOS")
>     74b0eac24259 ("ARM: davinci: aintc: use irq domain")
>     818e915fbac5 ("irqchip: Add Loongson HyperTransport Vector support")
>     a93f1d903fa3 ("irqchip: Add driver for Loongson-3 HyperTransport PIC controller")
>     a98ca73ee348 ("ARM: davinci: wrap HW interrupt numbers with a macro")
>     b74416dba33b ("irqchip: Define EXYNOS_IRQ_COMBINER")
>     d0064594f20a ("ARM: davinci: select GENERIC_IRQ_MULTI_HANDLER")
>     dbb152267908 ("irqchip: Add driver for Loongson I/O Local Interrupt Controller")
>     de4f82a245ce ("ARM: davinci: aintc: wrap davinci_irq_init() with a helper")
>     ef8c01eb64ca ("irqchip: Add Loongson PCH PIC controller")
>     fd0f4275864d ("ARM: davinci: aintc: use the new irqchip config structure in dm* SoCs")
>
> v4.14.196: Failed to apply! Possible dependencies:
>     0149385537e6 ("irqchip: Place CONFIG_SIFIVE_PLIC into the menu")
>     1fa70c7f4913 ("ARM: exynos: Enable exynos-chipid driver")
>     215f4cc0fb20 ("irqchip/meson: Add support for gpio interrupt controller")
>     33c57c0d3c67 ("RISC-V: Add a basic defconfig")
>     4134b762eb13 ("ARM: exynos: Enable exynos-asv driver for ARCH_EXYNOS")
>     4235ff50cf98 ("irqchip/irq-goldfish-pic: Add Goldfish PIC driver")
>     4a632cec8884 ("RISC-V: Enable module support in defconfig")
>     67d2075ad695 ("dt-bindings: irqchip: Introduce TISCI Interrupt router bindings")
>     706cffc1b912 ("irqchip/exiu: Add support for Socionext Synquacer EXIU controller")
>     818e915fbac5 ("irqchip: Add Loongson HyperTransport Vector support")
>     8237f8bc4f6e ("irqchip: add a SiFive PLIC driver")
>     9f1463b86c13 ("irqchip/ti-sci-inta: Add support for Interrupt Aggregator driver")
>     a93f1d903fa3 ("irqchip: Add driver for Loongson-3 HyperTransport PIC controller")
>     abe45fd9f1b0 ("irqchip: Andestech Internal Vector Interrupt Controller driver")
>     accaf1fbfb5d ("dt-bindings: irqchip: Introduce TISCI Interrupt Aggregator bindings")
>     b74416dba33b ("irqchip: Define EXYNOS_IRQ_COMBINER")
>     c2ba80af4805 ("dt-bindings/goldfish-pic: Add device tree binding for Goldfish PIC driver")
>     c94fb639d546 ("irqchip: Add Kconfig menu")
>     ca1c4d653524 ("MAINTAINERS: Add entry for sound/soc/ti and update the OMAP audio support")
>     cd844b0715ce ("irqchip/ti-sci-intr: Add support for Interrupt Router driver")
>     dbb152267908 ("irqchip: Add driver for Loongson I/O Local Interrupt Controller")
>     ef8c01eb64ca ("irqchip: Add Loongson PCH PIC controller")
>     f55c73aef890 ("irqchip/pdc: Add PDC interrupt controller for QCOM SoCs")
>
> v4.9.235: Failed to apply! Possible dependencies:
>     0464a53eba0a ("MIPS: Update Goldfish RTC driver maintainer email address")
>     1fa70c7f4913 ("ARM: exynos: Enable exynos-chipid driver")
>     215f4cc0fb20 ("irqchip/meson: Add support for gpio interrupt controller")
>     33c57c0d3c67 ("RISC-V: Add a basic defconfig")
>     4134b762eb13 ("ARM: exynos: Enable exynos-asv driver for ARCH_EXYNOS")
>     4235ff50cf98 ("irqchip/irq-goldfish-pic: Add Goldfish PIC driver")
>     4a632cec8884 ("RISC-V: Enable module support in defconfig")
>     5ed34d3a4387 ("irqchip: Add UniPhier AIDET irqchip driver")
>     706cffc1b912 ("irqchip/exiu: Add support for Socionext Synquacer EXIU controller")
>     7a08de1d8fd2 ("dt-bindings: Add device tree binding for Goldfish RTC driver")
>     818e915fbac5 ("irqchip: Add Loongson HyperTransport Vector support")
>     8237f8bc4f6e ("irqchip: add a SiFive PLIC driver")
>     a93f1d903fa3 ("irqchip: Add driver for Loongson-3 HyperTransport PIC controller")
>     b74416dba33b ("irqchip: Define EXYNOS_IRQ_COMBINER")
>     c2ba80af4805 ("dt-bindings/goldfish-pic: Add device tree binding for Goldfish PIC driver")
>     c94fb639d546 ("irqchip: Add Kconfig menu")
>     dbb152267908 ("irqchip: Add driver for Loongson I/O Local Interrupt Controller")
>     ef8c01eb64ca ("irqchip: Add Loongson PCH PIC controller")
>     f20cc9b00c7b ("irqchip/qcom: Add IRQ combiner driver")
>     f22d9cdcb5eb ("rtc: goldfish: Add RTC driver for Android emulator")
>     f48e699ddf70 ("irqchip/aspeed-i2c-ic: Add I2C IRQ controller for Aspeed")
>     f55c73aef890 ("irqchip/pdc: Add PDC interrupt controller for QCOM SoCs")
>
> v4.4.235: Failed to apply! Possible dependencies:
>     19afc3d269fe ("irqchip: i8259: Allow platforms to override poll function")
>     1fa70c7f4913 ("ARM: exynos: Enable exynos-chipid driver")
>     3900d6a85e66 ("ARM: EXYNOS: Split up exynos5250 SoC specific PMU data")
>     4134b762eb13 ("ARM: exynos: Enable exynos-asv driver for ARCH_EXYNOS")
>     73d72ed8e98c ("ARM: EXYNOS: Split up exynos4 SoC specific PMU data")
>     818e915fbac5 ("irqchip: Add Loongson HyperTransport Vector support")
>     8438aef01d35 ("ARM: EXYNOS: Remove redundant code from regs-pmu.h")
>     a93f1d903fa3 ("irqchip: Add driver for Loongson-3 HyperTransport PIC controller")
>     b74416dba33b ("irqchip: Define EXYNOS_IRQ_COMBINER")
>     bfce552d0b10 ("drivers: soc: Add support for Exynos PMU driver")
>     c21100c94dfa ("ARM: EXYNOS: Split up exynos3250 SoC specific PMU data")
>     d3bafff78331 ("ARM: EXYNOS: Enable ARCH_SUPPORTS_BIG_ENDIAN explicitly")
>     dbb152267908 ("irqchip: Add driver for Loongson I/O Local Interrupt Controller")
>     e32465429490 ("ARM: use "depends on" for SoC configs instead of "if" after prompt")
>     ef8c01eb64ca ("irqchip: Add Loongson PCH PIC controller")
>
>
> NOTE: The patch will not be queued to stable trees until it is upstream.
>
> How should we proceed with this patch?
This patch is only needed in 5.8+

Huacai
>
> --
> Thanks
> Sasha

  reply	other threads:[~2020-09-11  0:12 UTC|newest]

Thread overview: 21+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2020-09-09  4:09 [PATCH 1/3] MIPS: Loongson64: Increase NR_IRQS to 320 Huacai Chen
2020-09-09  4:09 ` [PATCH 2/3] irqchip/loongson-htvec: Fix initial interrupts clearing Huacai Chen
2020-09-09  4:09 ` [PATCH 3/3] irqchip/loongson-pch-pic: Reserve legacy LPC irqs Huacai Chen
2020-09-10  0:51   ` Jiaxun Yang
2020-09-10  1:40     ` Huacai Chen
2020-09-10 10:08   ` Marc Zyngier
2020-09-11  4:13     ` Huacai Chen
2020-09-11  7:50       ` Marc Zyngier
2020-09-11 10:12         ` Huacai Chen
2020-09-10 16:34   ` Sasha Levin
2020-09-11  0:12     ` Huacai Chen [this message]
2020-09-10 10:10 ` [PATCH 1/3] MIPS: Loongson64: Increase NR_IRQS to 320 Marc Zyngier
2020-09-11  3:24   ` Huacai Chen
2020-09-11  7:44     ` Marc Zyngier
2020-09-11  8:43       ` Huacai Chen
2020-09-11  9:03         ` Marc Zyngier
2020-09-11  9:14           ` Huacai Chen
2020-09-11  9:23             ` Marc Zyngier
2020-09-11  9:40               ` Huacai Chen
2020-09-10 16:34 ` Sasha Levin
2020-09-11  0:11   ` Huacai Chen

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=CAAhV-H5usiPEE1wfaDNHA-_XdWCtDANpTXmBjjiVkwcN_bRbaQ@mail.gmail.com \
    --to=chenhc@lemote.com \
    --cc=linux-mips@vger.kernel.org \
    --cc=sashal@kernel.org \
    --cc=stable@vger.kernel.org \
    --cc=tsbogend@alpha.franken.de \
    --cc=zhangfx@lemote.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.