From mboxrd@z Thu Jan  1 00:00:00 1970
From: Bin Meng <bmeng.cn@gmail.com>
Date: Mon, 28 Oct 2019 15:26:56 +0800
Subject: [U-Boot] [PATCH v3 026/108] x86: timer: Reduce timer code size
 in TPL on Intel CPUs
In-Reply-To: <20191021033913.220758-26-sjg@chromium.org>
References: <20191021033913.220758-22-sjg@chromium.org>
 <20191021033913.220758-26-sjg@chromium.org>
Message-ID: <CAEUhbmWpPzX83jNd4OLT=JKg5g9MYBKU5Y206E62j8kcBP-bLw@mail.gmail.com>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: u-boot@lists.denx.de

Hi Simon,

On Mon, Oct 21, 2019 at 11:40 AM Simon Glass <sjg@chromium.org> wrote:
>
> Most of the timer-calibration methods are not needed on recent Intel CPUs
> and just increase code size. Add an option to use the known-good way to
> get the clock frequency in TPL. Size reduction is about 700 bytes.
>
> Signed-off-by: Simon Glass <sjg@chromium.org>
> ---
>
> Changes in v3: None
> Changes in v2: None
>
>  drivers/timer/Kconfig     | 9 +++++++++
>  drivers/timer/tsc_timer.c | 7 +++++--
>  2 files changed, 14 insertions(+), 2 deletions(-)
>

You mentioned in the v2 that this breaks bootstage, and will drop this
patch. no?
https://www.mail-archive.com/u-boot at lists.denx.de/msg344229.html

Regards,
Bin