From: shuang.he@intel.com
To: shuang.he@intel.com, ethan.gao@intel.com,
intel-gfx@lists.freedesktop.org, chris@chris-wilson.co.uk
Subject: Re: [PATCH 49/49] drm/i915: Cache last cmd descriptor when parsing
Date: 27 Mar 2015 23:21:26 -0700 [thread overview]
Message-ID: <c45ac1$ga6sfr@orsmga003.jf.intel.com> (raw)
In-Reply-To: <1427454141-4000-50-git-send-email-chris@chris-wilson.co.uk>
Tested-By: PRC QA PRTS (Patch Regression Test System Contact: shuang.he@intel.com)
Task id: 6074
-------------------------------------Summary-------------------------------------
Platform Delta drm-intel-nightly Series Applied
PNV -4 270/270 266/270
ILK -1 303/303 302/303
SNB 304/304 304/304
IVB -26 337/337 311/337
BYT -21 287/287 266/287
HSW -28 361/361 333/361
BDW -5 309/309 304/309
-------------------------------------Detailed-------------------------------------
Platform Test drm-intel-nightly Series Applied
*PNV igt@gem_fence_thrash@bo-write-verify-threaded-none PASS(1) FAIL(1)PASS(1)
*PNV igt@gem_fence_thrash@bo-write-verify-x PASS(1) FAIL(1)PASS(1)
*PNV igt@gem_fence_thrash@bo-write-verify-y PASS(1) FAIL(1)PASS(1)
*PNV igt@gem_tiled_pread_pwrite PASS(1) FAIL(1)PASS(1)
*ILK igt@kms_flip@blocking-absolute-wf_vblank-interruptible PASS(1) DMESG_WARN(1)PASS(1)
*IVB igt@gem_reloc_overflow@single-overflow PASS(1) FAIL(2)
*IVB igt@gem_exec_bad_domains@conflicting-write-domain PASS(1) FAIL(2)
*IVB igt@drm_import_export@prime PASS(1) DMESG_WARN(2)
(dmesg patch applied)WARNING:at_drivers/gpu/drm/i915/i915_cmd_parser.c:#i915_parse_cmds[i915]()@WARNING:.* at .* i915_parse_cmds+0x
*IVB igt@gem_reloc_overflow@batch-end-unaligned PASS(1) FAIL(2)
*IVB igt@gem_reloc_overflow@invalid-address PASS(1) FAIL(2)
*IVB igt@prime_self_import@reimport-vs-gem_close-race PASS(1) FAIL(2)
*IVB igt@gem_write_read_ring_switch@blt2bsd-interruptible PASS(1) FAIL(2)
*IVB igt@gem_write_read_ring_switch@blt2bsd PASS(1) FAIL(2)
*IVB igt@gem_reloc_overflow@batch-start-unaligned PASS(1) FAIL(2)
*IVB igt@gem_reloc_overflow@source-offset-end-reloc-cpu PASS(1) FAIL(2)
*IVB igt@gem_write_read_ring_switch@blt2render PASS(1) FAIL(2)
*IVB igt@gem_reloc_overflow@buffercount-overflow PASS(1) FAIL(2)
*IVB igt@gem_reloc_overflow@source-offset-big-reloc-gtt PASS(1) FAIL(2)
*IVB igt@gem_reloc_overflow@source-offset-negative-reloc-gtt PASS(1) FAIL(2)
*IVB igt@gem_reloc_overflow@source-offset-unaligned-reloc-cpu PASS(1) FAIL(2)
*IVB igt@drm_import_export@flink PASS(1) DMESG_WARN(1)
(dmesg patch applied)WARNING:at_drivers/gpu/drm/i915/i915_cmd_parser.c:#i915_parse_cmds[i915]()@WARNING:.* at .* i915_parse_cmds+0x
*IVB igt@gem_ctx_exec@basic PASS(1) FAIL(1)
*IVB igt@gem_reloc_overflow@wrapped-overflow PASS(1) FAIL(1)
*IVB igt@gem_reloc_overflow@source-offset-negative-reloc-cpu PASS(1) FAIL(1)
*IVB igt@gem_reloc_overflow@source-offset-unaligned-reloc-gtt PASS(1) FAIL(1)
*IVB igt@gem_reloc_overflow@source-offset-end-reloc-gtt PASS(1) FAIL(1)
*IVB igt@gem_exec_parse@oacontrol-tracking PASS(1) FAIL(1)
*IVB igt@gem_reloc_overflow@source-offset-big-reloc-cpu PASS(1) FAIL(1)
*IVB igt@gem_exec_parse@cmd-crossing-page PASS(1) FAIL(1)
*IVB igt@gem_write_read_ring_switch@blt2render-interruptible PASS(1) FAIL(1)
*IVB igt@gem_flink_race@flink_close PASS(1) FAIL(1)
*BYT igt@gem_reloc_overflow@single-overflow PASS(1) FAIL(2)
*BYT igt@gem_exec_bad_domains@conflicting-write-domain PASS(1) FAIL(2)
*BYT igt@gem_reloc_overflow@batch-end-unaligned PASS(1) FAIL(2)
*BYT igt@gem_reloc_overflow@invalid-address PASS(1) FAIL(2)
*BYT igt@prime_self_import@reimport-vs-gem_close-race PASS(1) FAIL(2)
*BYT igt@gem_reloc_overflow@batch-start-unaligned PASS(1) FAIL(2)
*BYT igt@gem_reloc_overflow@source-offset-end-reloc-cpu PASS(1) FAIL(2)
*BYT igt@gem_reloc_overflow@buffercount-overflow PASS(1) FAIL(2)
*BYT igt@gem_reloc_overflow@source-offset-big-reloc-gtt PASS(1) FAIL(2)
*BYT igt@gem_reloc_overflow@source-offset-negative-reloc-gtt PASS(1) FAIL(2)
*BYT igt@gem_reloc_overflow@source-offset-unaligned-reloc-cpu PASS(1) FAIL(2)
*BYT igt@gem_ctx_exec@basic PASS(1) FAIL(2)
*BYT igt@gem_reloc_overflow@wrapped-overflow PASS(1) FAIL(2)
*BYT igt@gem_reloc_overflow@source-offset-negative-reloc-cpu PASS(1) FAIL(2)
*BYT igt@gem_reloc_overflow@source-offset-unaligned-reloc-gtt PASS(1) FAIL(2)
*BYT igt@gem_reloc_overflow@source-offset-end-reloc-gtt PASS(1) FAIL(2)
*BYT igt@gem_exec_parse@oacontrol-tracking PASS(1) FAIL(2)
*BYT igt@gem_reloc_overflow@source-offset-big-reloc-cpu PASS(1) FAIL(2)
*BYT igt@gem_exec_parse@cmd-crossing-page PASS(1) FAIL(2)
*BYT igt@gem_seqno_wrap PASS(1) FAIL(2)
*BYT igt@gem_flink_race@flink_close PASS(1) FAIL(2)
*HSW igt@gem_reloc_overflow@single-overflow PASS(1) FAIL(2)
*HSW igt@gem_exec_bad_domains@conflicting-write-domain PASS(1) FAIL(2)
*HSW igt@drm_import_export@prime PASS(1) DMESG_WARN(2)
(dmesg patch applied)WARNING:at_drivers/gpu/drm/i915/i915_cmd_parser.c:#i915_parse_cmds[i915]()@WARNING:.* at .* i915_parse_cmds+0x
*HSW igt@gem_reloc_overflow@batch-end-unaligned PASS(1) FAIL(2)
*HSW igt@gem_reloc_overflow@invalid-address PASS(1) FAIL(2)
*HSW igt@prime_self_import@reimport-vs-gem_close-race PASS(1) FAIL(2)
*HSW igt@gem_write_read_ring_switch@blt2bsd-interruptible PASS(1) FAIL(2)
*HSW igt@gem_write_read_ring_switch@blt2bsd PASS(1) FAIL(2)
*HSW igt@gem_reloc_overflow@batch-start-unaligned PASS(1) FAIL(2)
*HSW igt@gem_reloc_overflow@source-offset-end-reloc-cpu PASS(1) FAIL(2)
*HSW igt@gem_write_read_ring_switch@blt2render PASS(1) FAIL(2)
*HSW igt@gem_reloc_overflow@buffercount-overflow PASS(1) FAIL(2)
*HSW igt@gem_reloc_overflow@source-offset-big-reloc-gtt PASS(1) FAIL(2)
*HSW igt@gem_reloc_overflow@source-offset-negative-reloc-gtt PASS(1) FAIL(2)
*HSW igt@gem_reloc_overflow@source-offset-unaligned-reloc-cpu PASS(1) FAIL(2)
*HSW igt@gem_write_read_ring_switch@blt2vebox-interruptible PASS(1) FAIL(2)
*HSW igt@drm_import_export@flink PASS(1) DMESG_WARN(2)
(dmesg patch applied)WARNING:at_drivers/gpu/drm/i915/i915_cmd_parser.c:#i915_parse_cmds[i915]()@WARNING:.* at .* i915_parse_cmds+0x
*HSW igt@gem_ctx_exec@basic PASS(1) FAIL(2)
*HSW igt@gem_reloc_overflow@wrapped-overflow PASS(1) FAIL(2)
*HSW igt@gem_reloc_overflow@source-offset-negative-reloc-cpu PASS(1) FAIL(2)
*HSW igt@gem_reloc_overflow@source-offset-unaligned-reloc-gtt PASS(1) FAIL(2)
*HSW igt@gem_reloc_overflow@source-offset-end-reloc-gtt PASS(1) FAIL(2)
*HSW igt@gem_exec_parse@oacontrol-tracking PASS(1) FAIL(2)
*HSW igt@gem_reloc_overflow@source-offset-big-reloc-cpu PASS(1) FAIL(2)
*HSW igt@gem_exec_parse@cmd-crossing-page PASS(1) FAIL(2)
*HSW igt@gem_write_read_ring_switch@blt2render-interruptible PASS(1) FAIL(2)
*HSW igt@gem_flink_race@flink_close PASS(1) FAIL(2)
*HSW igt@gem_write_read_ring_switch@blt2vebox PASS(1) FAIL(2)
*BDW igt@gem_evict_everything@forked-multifd-interruptible PASS(1) DMESG_FAIL(1)PASS(1)
(dmesg patch applied)Out_of_memory:Kill_process@Out of memory: Kill process
page_allocation_failure:order:#,mode@page allocation failure:
*BDW igt@gem_evict_everything@forked-normal PASS(1) NSPT(1)PASS(1)
*BDW igt@gem_evict_everything@forked-interruptible PASS(1) NSPT(1)PASS(1)
*BDW igt@gem_userptr_blits@forked-sync-multifd-normal PASS(1) NSPT(1)PASS(1)
*BDW igt@gem_write_read_ring_switch@blt2vebox PASS(1) NO_RESULT(1)PASS(1)
Note: You need to pay more attention to line start with '*'
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/intel-gfx
prev parent reply other threads:[~2015-03-28 6:21 UTC|newest]
Thread overview: 80+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-03-27 11:01 A picking of low hanging fruit Chris Wilson
2015-03-27 11:01 ` [PATCH 01/49] drm/i915: Cache last obj->pages location for i915_gem_object_get_page() Chris Wilson
2015-03-27 11:01 ` [PATCH 02/49] drm/i915: Agressive downclocking on Baytrail Chris Wilson
2015-04-02 11:21 ` Deepak S
2015-03-27 11:01 ` [PATCH 03/49] drm/i915: Fix computation of last_adjustment for RPS autotuning Chris Wilson
2015-03-27 11:01 ` [PATCH 04/49] drm/i915: Add i915_gem_request_unreference__unlocked Chris Wilson
2015-03-27 16:42 ` Tvrtko Ursulin
2015-03-27 11:01 ` [PATCH 05/49] drm/i915: Fix race on unreferencing the wrong mmio-flip-request Chris Wilson
2015-03-27 11:01 ` [PATCH 06/49] drm/i915: Boost GPU frequency if we detect outstanding pageflips Chris Wilson
2015-03-27 11:01 ` [PATCH 07/49] drm/i915: Deminish contribution of wait-boosting from clients Chris Wilson
2015-03-27 11:01 ` [PATCH 08/49] drm/i915: Re-enable RPS wait-boosting for all engines Chris Wilson
2015-04-02 11:09 ` Deepak S
2015-04-02 11:39 ` Chris Wilson
2015-03-27 11:01 ` [PATCH 09/49] drm/i915: Split i915_gem_batch_pool into its own header Chris Wilson
2015-03-27 11:01 ` [PATCH 10/49] drm/i915: Tidy batch pool logic Chris Wilson
2015-03-27 11:59 ` Tvrtko Ursulin
2015-03-27 11:01 ` [PATCH 11/49] drm/i915: Split the batch pool by engine Chris Wilson
2015-03-27 11:01 ` [PATCH 12/49] drm/i915: Free batch pool when idle Chris Wilson
2015-03-27 11:01 ` [PATCH 13/49] drm/i915: Split batch pool into size buckets Chris Wilson
2015-03-27 11:01 ` [PATCH 14/49] drm/i915: Include active flag when describing objects in debugfs Chris Wilson
2015-03-27 11:01 ` [PATCH 15/49] drm/i915: Suppress empty lines from debugfs/i915_gem_objects Chris Wilson
2015-03-27 11:01 ` [PATCH 16/49] drm/i915: Optimistically spin for the request completion Chris Wilson
2015-03-27 11:42 ` Tvrtko Ursulin
2015-03-27 11:01 ` [PATCH 17/49] drm/i915: Implement inter-engine read-read optimisations Chris Wilson
2015-03-30 13:52 ` Tvrtko Ursulin
2015-03-30 14:09 ` Chris Wilson
2015-03-30 14:45 ` Tvrtko Ursulin
2015-03-30 15:07 ` Chris Wilson
2015-03-27 11:01 ` [PATCH 18/49] drm/i915: Reduce frequency of unspecific HSW reg debugging Chris Wilson
2015-03-27 15:34 ` Paulo Zanoni
2015-03-27 16:12 ` Chris Wilson
2015-03-30 19:15 ` Paulo Zanoni
2015-03-27 11:01 ` [PATCH 19/49] drm/i915: Record ring->start address in error state Chris Wilson
2015-03-27 11:01 ` [PATCH 20/49] drm/i915: Use simpler form of spin_lock_irq(execlist_lock) Chris Wilson
2015-03-27 11:01 ` [PATCH 21/49] drm/i915: Use the global runtime-pm wakelock for a busy GPU for execlists Chris Wilson
2015-03-27 14:19 ` Daniel Vetter
2015-03-27 14:25 ` Chris Wilson
2015-03-27 11:01 ` [PATCH 22/49] drm/i915: Map the execlists context regs once during pinning Chris Wilson
2015-03-27 11:01 ` [PATCH 23/49] drm/i915: Remove vestigal DRI1 ring quiescing code Chris Wilson
2015-03-27 11:01 ` [PATCH 24/49] drm/i915: Tidy execlist submission Chris Wilson
2015-03-27 11:01 ` [PATCH 25/49] drm/i915: Move the execlists retirement to the right spot Chris Wilson
2015-03-27 11:01 ` [PATCH 26/49] drm/i915: Map the ringbuffer using WB on LLC machines Chris Wilson
2015-03-27 11:01 ` [PATCH 27/49] drm/i915: Use a separate slab for requests Chris Wilson
2015-03-27 14:20 ` Daniel Vetter
2015-03-27 14:27 ` Chris Wilson
2015-03-27 11:02 ` [PATCH 28/49] drm/i915: Use the new rq->i915 field where appropriate Chris Wilson
2015-03-27 11:02 ` [PATCH 29/49] drm/i915: Reduce the pointer dance of i915_is_ggtt() Chris Wilson
2015-03-27 14:26 ` Daniel Vetter
2015-03-27 11:02 ` [PATCH 30/49] drm/i915: Squash more pointer indirection for i915_is_gtt Chris Wilson
2015-03-27 11:02 ` [PATCH 31/49] drm/i915: Reduce locking in execlist command submission Chris Wilson
2015-03-27 11:40 ` Tvrtko Ursulin
2015-03-27 11:47 ` Chris Wilson
2015-03-27 11:54 ` Tvrtko Ursulin
2015-03-27 14:15 ` Daniel Vetter
2015-03-27 11:02 ` [PATCH 32/49] drm/i915: Reduce more " Chris Wilson
2015-03-27 11:02 ` [PATCH 33/49] drm/i915: Reduce locking in gen8 IRQ handler Chris Wilson
2015-03-27 14:13 ` Daniel Vetter
2015-03-27 14:14 ` Chris Wilson
2015-03-27 11:02 ` [PATCH 34/49] drm/i915: Tidy " Chris Wilson
2015-03-27 11:02 ` [PATCH 35/49] drm/i915: Remove request retirement before each batch Chris Wilson
2015-03-27 11:02 ` [PATCH 36/49] drm/i915: Cache the GGTT offset for the execlists context Chris Wilson
2015-03-27 11:02 ` [PATCH 37/49] drm/i915: Prefer to check for idleness in worker rather than sync-flush Chris Wilson
2015-03-27 11:02 ` [PATCH 38/49] drm/i915: Skip allocating shadow batch for 0-length batches Chris Wilson
2015-03-27 14:28 ` Daniel Vetter
2015-03-30 12:02 ` Chris Wilson
2015-03-30 14:59 ` Daniel Vetter
2015-03-27 11:02 ` [PATCH 39/49] drm/i915: Remove request->uniq Chris Wilson
2015-03-27 11:02 ` [PATCH 40/49] drm/i915: Cache the reset_counter for the request Chris Wilson
2015-03-27 11:02 ` [PATCH 41/49] drm/i915: Allocate context objects from stolen Chris Wilson
2015-03-27 11:02 ` [PATCH 42/49] drm/i915: Introduce an internal allocator for disposable private objects Chris Wilson
2015-03-27 11:02 ` [PATCH 43/49] drm/i915: Do not zero initialise page tables Chris Wilson
2015-04-07 14:46 ` Mika Kuoppala
2015-04-07 15:00 ` Chris Wilson
2015-03-27 11:02 ` [PATCH 44/49] drm/i915: The argument for postfix is redundant Chris Wilson
2015-03-27 11:02 ` [PATCH 45/49] drm/i915: Record the position of the start of the request Chris Wilson
2015-03-27 11:02 ` [PATCH 46/49] drm/i915: Cache the execlist ctx descriptor Chris Wilson
2015-03-27 11:02 ` [PATCH 47/49] drm/i915: Treat ringbuffer writes as write to normal memory Chris Wilson
2015-03-27 11:02 ` [PATCH 48/49] drm/i915: Eliminate vmap overhead for cmd parser Chris Wilson
2015-03-27 11:02 ` [PATCH 49/49] drm/i915: Cache last cmd descriptor when parsing Chris Wilson
2015-03-28 6:21 ` shuang.he [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to='c45ac1$ga6sfr@orsmga003.jf.intel.com' \
--to=shuang.he@intel.com \
--cc=chris@chris-wilson.co.uk \
--cc=ethan.gao@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.