From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-16.8 required=3.0 tests=BAYES_00, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER,INCLUDES_PATCH, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id DD91EC47084 for ; Mon, 24 May 2021 10:20:58 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id C17C46101B for ; Mon, 24 May 2021 10:20:58 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232617AbhEXKWZ (ORCPT ); Mon, 24 May 2021 06:22:25 -0400 Received: from guitar.tcltek.co.il ([192.115.133.116]:53084 "EHLO mx.tkos.co.il" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232609AbhEXKWW (ORCPT ); Mon, 24 May 2021 06:22:22 -0400 Received: from tarshish.tkos.co.il (unknown [10.0.8.2]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mx.tkos.co.il (Postfix) with ESMTPS id D89AC44094B; Mon, 24 May 2021 13:21:05 +0300 (IDT) From: Baruch Siach To: Thierry Reding , =?UTF-8?q?Uwe=20Kleine-K=C3=B6nig?= , Lee Jones Cc: Baruch Siach , Andy Gross , Bjorn Andersson , Balaji Prakash J , Rob Herring , Robert Marko , linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v2 1/3] pwm: driver for qualcomm ipq6018 pwm block Date: Mon, 24 May 2021 13:20:42 +0300 Message-Id: X-Mailer: git-send-email 2.30.2 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Driver for the PWM block in Qualcomm IPQ6018 line of SoCs. Based on driver from downstream Codeaurora kernel tree. Removed support for older (V1) variants because I have no access to that hardware. Tested on IPQ6010 based hardware. Signed-off-by: Baruch Siach --- v2: Address Uwe Kleine-König review comments: Fix period calculation when out of range Don't set period larger than requested Remove PWM disable on configuration change Implement .apply instead of non-atomic .config/.enable/.disable Don't modify PWM on .request/.free Check pwm_div underflow Fix various code and comment formatting issues Other changes: Use u64 divisor safe division Remove now empty .request/.free --- drivers/pwm/Kconfig | 12 +++ drivers/pwm/Makefile | 1 + drivers/pwm/pwm-ipq.c | 238 ++++++++++++++++++++++++++++++++++++++++++ 3 files changed, 251 insertions(+) create mode 100644 drivers/pwm/pwm-ipq.c diff --git a/drivers/pwm/Kconfig b/drivers/pwm/Kconfig index 9a4f66ae8070..54ef62a27bdc 100644 --- a/drivers/pwm/Kconfig +++ b/drivers/pwm/Kconfig @@ -260,6 +260,18 @@ config PWM_INTEL_LGM To compile this driver as a module, choose M here: the module will be called pwm-intel-lgm. +config PWM_IPQ + tristate "IPQ PWM support" + depends on ARCH_QCOM || COMPILE_TEST + depends on HAVE_CLK && HAS_IOMEM + help + Generic PWM framework driver for IPQ PWM block which supports + 4 pwm channels. Each of the these channels can be configured + independent of each other. + + To compile this driver as a module, choose M here: the module + will be called pwm-ipq. + config PWM_IQS620A tristate "Azoteq IQS620A PWM support" depends on MFD_IQS62X || COMPILE_TEST diff --git a/drivers/pwm/Makefile b/drivers/pwm/Makefile index 6374d3b1d6f3..73eb955dea1d 100644 --- a/drivers/pwm/Makefile +++ b/drivers/pwm/Makefile @@ -22,6 +22,7 @@ obj-$(CONFIG_PWM_IMX1) += pwm-imx1.o obj-$(CONFIG_PWM_IMX27) += pwm-imx27.o obj-$(CONFIG_PWM_IMX_TPM) += pwm-imx-tpm.o obj-$(CONFIG_PWM_INTEL_LGM) += pwm-intel-lgm.o +obj-$(CONFIG_PWM_IPQ) += pwm-ipq.o obj-$(CONFIG_PWM_IQS620A) += pwm-iqs620a.o obj-$(CONFIG_PWM_JZ4740) += pwm-jz4740.o obj-$(CONFIG_PWM_KEEMBAY) += pwm-keembay.o diff --git a/drivers/pwm/pwm-ipq.c b/drivers/pwm/pwm-ipq.c new file mode 100644 index 000000000000..cedbd682a5c7 --- /dev/null +++ b/drivers/pwm/pwm-ipq.c @@ -0,0 +1,238 @@ +// SPDX-License-Identifier: BSD-3-Clause OR GPL-2.0 +/* + * Copyright (c) 2016-2017, 2020 The Linux Foundation. All rights reserved. + */ + +#include +#include +#include +#include +#include +#include +#include + +#define CLK_SRC_FREQ (100*1000*1000) +#define MAX_PWM_DEVICES 4 + +/* + * Enable bit is set to enable output toggling in pwm device. + * Update bit is set to reflect the changed divider and high duration + * values in register. + */ +#define PWM_ENABLE 0x80000000 +#define PWM_UPDATE 0x40000000 + +/* The frequency range supported is 1Hz to 100MHz */ +#define MIN_PERIOD_NS 10 +#define MAX_PERIOD_NS 1000000000 + +/* + * The max value specified for each field is based on the number of bits + * in the pwm control register for that field + */ +#define MAX_PWM_CFG 0xFFFF + +#define PWM_CTRL_HI_SHIFT 16 + +#define PWM_CFG_REG0 0 /*PWM_DIV PWM_HI*/ +#define PWM_CFG_REG1 1 /*ENABLE UPDATE PWM_PRE_DIV*/ + +struct ipq_pwm_chip { + struct pwm_chip chip; + struct clk *clk; + void __iomem *mem; +}; + +static struct ipq_pwm_chip *to_ipq_pwm_chip(struct pwm_chip *chip) +{ + return container_of(chip, struct ipq_pwm_chip, chip); +} + +static unsigned ipq_pwm_reg_offset(struct pwm_device *pwm, unsigned reg) +{ + return ((pwm->hwpwm * 2) + reg) * 4; +} + +static void config_div_and_duty(struct pwm_device *pwm, int pre_div, + unsigned long long pwm_div, unsigned long period_ns, + unsigned long long duty_ns) +{ + unsigned long hi_dur; + unsigned long long quotient; + unsigned long val = 0; + struct ipq_pwm_chip *ipq_chip = to_ipq_pwm_chip(pwm->chip); + + /* + * high duration = pwm duty * (pwm div + 1) + * pwm duty = duty_ns / period_ns + */ + quotient = (pwm_div + 1) * duty_ns; + hi_dur = div64_u64(quotient, period_ns); + + val |= ((hi_dur & MAX_PWM_CFG) << PWM_CTRL_HI_SHIFT); + val |= (pwm_div & MAX_PWM_CFG); + writel(val, ipq_chip->mem + ipq_pwm_reg_offset(pwm, PWM_CFG_REG0)); + val = pre_div & MAX_PWM_CFG; + writel(val, ipq_chip->mem + ipq_pwm_reg_offset(pwm, PWM_CFG_REG1)); +} + +static int ipq_pwm_enable(struct pwm_device *pwm) +{ + struct ipq_pwm_chip *ipq_chip = to_ipq_pwm_chip(pwm->chip); + unsigned offset = ipq_pwm_reg_offset(pwm, PWM_CFG_REG1); + unsigned long val; + + val = readl(ipq_chip->mem + offset); + val |= PWM_ENABLE | PWM_UPDATE; + writel(val, ipq_chip->mem + offset); + + return 0; +} + +static void ipq_pwm_disable(struct pwm_device *pwm) +{ + struct ipq_pwm_chip *ipq_chip = to_ipq_pwm_chip(pwm->chip); + unsigned offset = ipq_pwm_reg_offset(pwm, PWM_CFG_REG1); + unsigned long val; + + val = readl(ipq_chip->mem + offset); + val |= PWM_UPDATE; + val &= ~PWM_ENABLE; + writel(val, ipq_chip->mem + offset); +} + +static int ipq_pwm_apply(struct pwm_chip *chip, struct pwm_device *pwm, + const struct pwm_state *state) +{ + struct ipq_pwm_chip *ipq_chip = to_ipq_pwm_chip(chip); + unsigned long freq; + int pre_div, close_pre_div, close_pwm_div; + int pwm_div; + long long diff; + unsigned long rate = clk_get_rate(ipq_chip->clk); + unsigned long min_diff = rate; + uint64_t fin_ps; + u64 period_ns, duty_ns; + + if (state->period < MIN_PERIOD_NS) + return -ERANGE; + + period_ns = min_t(u64, state->period, MAX_PERIOD_NS); + duty_ns = min_t(u64, state->duty_cycle, period_ns); + + /* freq in Hz for period in nano second*/ + freq = NSEC_PER_SEC / period_ns; + fin_ps = div64_u64(NSEC_PER_SEC * 1000, rate); + close_pre_div = MAX_PWM_CFG; + close_pwm_div = MAX_PWM_CFG; + + for (pre_div = 0; pre_div <= MAX_PWM_CFG; pre_div++) { + pwm_div = DIV64_U64_ROUND_CLOSEST(period_ns * 1000, + fin_ps * (pre_div + 1)); + pwm_div--; + if (pwm_div < 0 || pwm_div > MAX_PWM_CFG) + continue; + + diff = ((uint64_t)freq * (pre_div + 1) * (pwm_div + 1)) + - (uint64_t)rate; + + if (diff < 0) /* period larger than requested */ + continue; + if (diff == 0) { /* bingo */ + close_pre_div = pre_div; + close_pwm_div = pwm_div; + break; + } + if (diff < min_diff) { + min_diff = diff; + close_pre_div = pre_div; + close_pwm_div = pwm_div; + } + } + + /* config divider values for the closest possible frequency */ + config_div_and_duty(pwm, close_pre_div, close_pwm_div, + period_ns, duty_ns); + if (state->enabled) + ipq_pwm_enable(pwm); + else + ipq_pwm_disable(pwm); + + return 0; +} + +static struct pwm_ops ipq_pwm_ops = { + .apply = ipq_pwm_apply, + .owner = THIS_MODULE, +}; + +static int ipq_pwm_probe(struct platform_device *pdev) +{ + struct ipq_pwm_chip *pwm; + struct device *dev; + int ret; + + dev = &pdev->dev; + pwm = devm_kzalloc(dev, sizeof(*pwm), GFP_KERNEL); + if (!pwm) + return -ENOMEM; + + platform_set_drvdata(pdev, pwm); + + pwm->mem = devm_platform_ioremap_resource(pdev, 0); + if (IS_ERR(pwm->mem)) + return PTR_ERR(pwm->mem); + + pwm->clk = devm_clk_get(dev, "core"); + if (IS_ERR(pwm->clk)) + return PTR_ERR(pwm->clk); + + ret = clk_set_rate(pwm->clk, CLK_SRC_FREQ); + if (ret) + return ret; + ret = clk_prepare_enable(pwm->clk); + if (ret) + return ret; + + pwm->chip.dev = dev; + pwm->chip.ops = &ipq_pwm_ops; + pwm->chip.npwm = MAX_PWM_DEVICES; + + ret = pwmchip_add(&pwm->chip); + if (ret < 0) { + dev_err_probe(dev, ret, "pwmchip_add() failed\n"); + clk_disable_unprepare(pwm->clk); + return ret; + } + + return 0; +} + +static int ipq_pwm_remove(struct platform_device *pdev) +{ + struct ipq_pwm_chip *pwm = platform_get_drvdata(pdev); + + pwmchip_remove(&pwm->chip); + + return 0; +} + +static const struct of_device_id pwm_ipq_dt_match[] = { + { .compatible = "qcom,pwm-ipq6018", }, + {} +}; +MODULE_DEVICE_TABLE(of, pwm_ipq_dt_match); + +static struct platform_driver ipq_pwm_driver = { + .driver = { + .name = "ipq-pwm", + .owner = THIS_MODULE, + .of_match_table = pwm_ipq_dt_match, + }, + .probe = ipq_pwm_probe, + .remove = ipq_pwm_remove, +}; + +module_platform_driver(ipq_pwm_driver); + +MODULE_LICENSE("Dual BSD/GPL"); -- 2.30.2 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-17.1 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 7A6B2C04FF3 for ; Mon, 24 May 2021 22:26:21 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id 42CF46109F for ; Mon, 24 May 2021 22:26:21 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org 42CF46109F Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=tkos.co.il Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:Message-Id:Date:Subject:Cc :To:From:Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References: List-Owner; bh=f6Lf8yWUJs1ESQfO4/BNHjQfs6HNyk4+a19REphashQ=; b=f87y2GZURI/97S fD113GxCpqgqyioWRr8Fqojz6/T9UmxTuiVsPr+Ry7q3BU1210HDLASEyXoHA+4sAQSKBx5DmvMvW otzSjwh29AnN2LUmUv5EAK9ml4BkcuVRuVw+GbIDJz+AqUqKp4aLnRynmVayxTBGUf+rDipnckSe5 S0lyyxW1RW3eSZu/NNd73tZ91rjbQzZsv0JEjbxkjoVWpdwmMVumoaEj+QSrPWfE9GklDvSDmovT5 dKaSP+5FeRPFG3bUFUQielmSjFvrl1cLg5NFy18TtiwXUSWzS3skSXIwnFz5JVFKVUB0iLCK2u/+W rV75KpY1A3gFmmCay2uA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94 #2 (Red Hat Linux)) id 1llIza-0027DV-Lm; Mon, 24 May 2021 22:24:11 +0000 Received: from guitar.tcltek.co.il ([192.115.133.116] helo=mx.tkos.co.il) by bombadil.infradead.org with esmtps (Exim 4.94 #2 (Red Hat Linux)) id 1ll7hh-000pWX-D3 for linux-arm-kernel@lists.infradead.org; Mon, 24 May 2021 10:21:00 +0000 Received: from tarshish.tkos.co.il (unknown [10.0.8.2]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mx.tkos.co.il (Postfix) with ESMTPS id D89AC44094B; Mon, 24 May 2021 13:21:05 +0300 (IDT) From: Baruch Siach To: Thierry Reding , =?UTF-8?q?Uwe=20Kleine-K=C3=B6nig?= , Lee Jones Cc: Baruch Siach , Andy Gross , Bjorn Andersson , Balaji Prakash J , Rob Herring , Robert Marko , linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v2 1/3] pwm: driver for qualcomm ipq6018 pwm block Date: Mon, 24 May 2021 13:20:42 +0300 Message-Id: X-Mailer: git-send-email 2.30.2 MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210524_032057_936714_76D6133A X-CRM114-Status: GOOD ( 29.15 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org RHJpdmVyIGZvciB0aGUgUFdNIGJsb2NrIGluIFF1YWxjb21tIElQUTYwMTggbGluZSBvZiBTb0Nz LiBCYXNlZCBvbgpkcml2ZXIgZnJvbSBkb3duc3RyZWFtIENvZGVhdXJvcmEga2VybmVsIHRyZWUu IFJlbW92ZWQgc3VwcG9ydCBmb3Igb2xkZXIKKFYxKSB2YXJpYW50cyBiZWNhdXNlIEkgaGF2ZSBu byBhY2Nlc3MgdG8gdGhhdCBoYXJkd2FyZS4KClRlc3RlZCBvbiBJUFE2MDEwIGJhc2VkIGhhcmR3 YXJlLgoKU2lnbmVkLW9mZi1ieTogQmFydWNoIFNpYWNoIDxiYXJ1Y2hAdGtvcy5jby5pbD4KLS0t CnYyOgoKQWRkcmVzcyBVd2UgS2xlaW5lLUvDtm5pZyByZXZpZXcgY29tbWVudHM6CgogIEZpeCBw ZXJpb2QgY2FsY3VsYXRpb24gd2hlbiBvdXQgb2YgcmFuZ2UKCiAgRG9uJ3Qgc2V0IHBlcmlvZCBs YXJnZXIgdGhhbiByZXF1ZXN0ZWQKCiAgUmVtb3ZlIFBXTSBkaXNhYmxlIG9uIGNvbmZpZ3VyYXRp b24gY2hhbmdlCgogIEltcGxlbWVudCAuYXBwbHkgaW5zdGVhZCBvZiBub24tYXRvbWljIC5jb25m aWcvLmVuYWJsZS8uZGlzYWJsZQoKICBEb24ndCBtb2RpZnkgUFdNIG9uIC5yZXF1ZXN0Ly5mcmVl CgogIENoZWNrIHB3bV9kaXYgdW5kZXJmbG93CgogIEZpeCB2YXJpb3VzIGNvZGUgYW5kIGNvbW1l bnQgZm9ybWF0dGluZyBpc3N1ZXMKCk90aGVyIGNoYW5nZXM6CgogIFVzZSB1NjQgZGl2aXNvciBz YWZlIGRpdmlzaW9uCgogIFJlbW92ZSBub3cgZW1wdHkgLnJlcXVlc3QvLmZyZWUKLS0tCiBkcml2 ZXJzL3B3bS9LY29uZmlnICAgfCAgMTIgKysrCiBkcml2ZXJzL3B3bS9NYWtlZmlsZSAgfCAgIDEg KwogZHJpdmVycy9wd20vcHdtLWlwcS5jIHwgMjM4ICsrKysrKysrKysrKysrKysrKysrKysrKysr KysrKysrKysrKysrKysrKwogMyBmaWxlcyBjaGFuZ2VkLCAyNTEgaW5zZXJ0aW9ucygrKQogY3Jl YXRlIG1vZGUgMTAwNjQ0IGRyaXZlcnMvcHdtL3B3bS1pcHEuYwoKZGlmZiAtLWdpdCBhL2RyaXZl cnMvcHdtL0tjb25maWcgYi9kcml2ZXJzL3B3bS9LY29uZmlnCmluZGV4IDlhNGY2NmFlODA3MC4u NTRlZjYyYTI3YmRjIDEwMDY0NAotLS0gYS9kcml2ZXJzL3B3bS9LY29uZmlnCisrKyBiL2RyaXZl cnMvcHdtL0tjb25maWcKQEAgLTI2MCw2ICsyNjAsMTggQEAgY29uZmlnIFBXTV9JTlRFTF9MR00K IAkgIFRvIGNvbXBpbGUgdGhpcyBkcml2ZXIgYXMgYSBtb2R1bGUsIGNob29zZSBNIGhlcmU6IHRo ZSBtb2R1bGUKIAkgIHdpbGwgYmUgY2FsbGVkIHB3bS1pbnRlbC1sZ20uCiAKK2NvbmZpZyBQV01f SVBRCisJdHJpc3RhdGUgIklQUSBQV00gc3VwcG9ydCIKKwlkZXBlbmRzIG9uIEFSQ0hfUUNPTSB8 fCBDT01QSUxFX1RFU1QKKwlkZXBlbmRzIG9uIEhBVkVfQ0xLICYmIEhBU19JT01FTQorCWhlbHAK KwkgIEdlbmVyaWMgUFdNIGZyYW1ld29yayBkcml2ZXIgZm9yIElQUSBQV00gYmxvY2sgd2hpY2gg c3VwcG9ydHMKKwkgIDQgcHdtIGNoYW5uZWxzLiBFYWNoIG9mIHRoZSB0aGVzZSBjaGFubmVscyBj YW4gYmUgY29uZmlndXJlZAorCSAgaW5kZXBlbmRlbnQgb2YgZWFjaCBvdGhlci4KKworCSAgVG8g Y29tcGlsZSB0aGlzIGRyaXZlciBhcyBhIG1vZHVsZSwgY2hvb3NlIE0gaGVyZTogdGhlIG1vZHVs ZQorCSAgd2lsbCBiZSBjYWxsZWQgcHdtLWlwcS4KKwogY29uZmlnIFBXTV9JUVM2MjBBCiAJdHJp c3RhdGUgIkF6b3RlcSBJUVM2MjBBIFBXTSBzdXBwb3J0IgogCWRlcGVuZHMgb24gTUZEX0lRUzYy WCB8fCBDT01QSUxFX1RFU1QKZGlmZiAtLWdpdCBhL2RyaXZlcnMvcHdtL01ha2VmaWxlIGIvZHJp dmVycy9wd20vTWFrZWZpbGUKaW5kZXggNjM3NGQzYjFkNmYzLi43M2ViOTU1ZGVhMWQgMTAwNjQ0 Ci0tLSBhL2RyaXZlcnMvcHdtL01ha2VmaWxlCisrKyBiL2RyaXZlcnMvcHdtL01ha2VmaWxlCkBA IC0yMiw2ICsyMiw3IEBAIG9iai0kKENPTkZJR19QV01fSU1YMSkJCSs9IHB3bS1pbXgxLm8KIG9i ai0kKENPTkZJR19QV01fSU1YMjcpCQkrPSBwd20taW14Mjcubwogb2JqLSQoQ09ORklHX1BXTV9J TVhfVFBNKQkrPSBwd20taW14LXRwbS5vCiBvYmotJChDT05GSUdfUFdNX0lOVEVMX0xHTSkJKz0g cHdtLWludGVsLWxnbS5vCitvYmotJChDT05GSUdfUFdNX0lQUSkJCSs9IHB3bS1pcHEubwogb2Jq LSQoQ09ORklHX1BXTV9JUVM2MjBBKQkrPSBwd20taXFzNjIwYS5vCiBvYmotJChDT05GSUdfUFdN X0paNDc0MCkJKz0gcHdtLWp6NDc0MC5vCiBvYmotJChDT05GSUdfUFdNX0tFRU1CQVkpCSs9IHB3 bS1rZWVtYmF5Lm8KZGlmZiAtLWdpdCBhL2RyaXZlcnMvcHdtL3B3bS1pcHEuYyBiL2RyaXZlcnMv cHdtL3B3bS1pcHEuYwpuZXcgZmlsZSBtb2RlIDEwMDY0NAppbmRleCAwMDAwMDAwMDAwMDAuLmNl ZGJkNjgyYTVjNwotLS0gL2Rldi9udWxsCisrKyBiL2RyaXZlcnMvcHdtL3B3bS1pcHEuYwpAQCAt MCwwICsxLDIzOCBAQAorLy8gU1BEWC1MaWNlbnNlLUlkZW50aWZpZXI6IEJTRC0zLUNsYXVzZSBP UiBHUEwtMi4wCisvKgorICogQ29weXJpZ2h0IChjKSAyMDE2LTIwMTcsIDIwMjAgVGhlIExpbnV4 IEZvdW5kYXRpb24uIEFsbCByaWdodHMgcmVzZXJ2ZWQuCisgKi8KKworI2luY2x1ZGUgPGxpbnV4 L21vZHVsZS5oPgorI2luY2x1ZGUgPGxpbnV4L3BsYXRmb3JtX2RldmljZS5oPgorI2luY2x1ZGUg PGxpbnV4L3B3bS5oPgorI2luY2x1ZGUgPGxpbnV4L2Nsay5oPgorI2luY2x1ZGUgPGxpbnV4L2lv Lmg+CisjaW5jbHVkZSA8bGludXgvbWF0aDY0Lmg+CisjaW5jbHVkZSA8bGludXgvb2ZfZGV2aWNl Lmg+CisKKyNkZWZpbmUgQ0xLX1NSQ19GUkVRCQkoMTAwKjEwMDAqMTAwMCkKKyNkZWZpbmUgTUFY X1BXTV9ERVZJQ0VTCQk0CisKKy8qCisgKiBFbmFibGUgYml0IGlzIHNldCB0byBlbmFibGUgb3V0 cHV0IHRvZ2dsaW5nIGluIHB3bSBkZXZpY2UuCisgKiBVcGRhdGUgYml0IGlzIHNldCB0byByZWZs ZWN0IHRoZSBjaGFuZ2VkIGRpdmlkZXIgYW5kIGhpZ2ggZHVyYXRpb24KKyAqIHZhbHVlcyBpbiBy ZWdpc3Rlci4KKyAqLworI2RlZmluZSBQV01fRU5BQkxFCQkweDgwMDAwMDAwCisjZGVmaW5lIFBX TV9VUERBVEUJCTB4NDAwMDAwMDAKKworLyogVGhlIGZyZXF1ZW5jeSByYW5nZSBzdXBwb3J0ZWQg aXMgMUh6IHRvIDEwME1IeiAqLworI2RlZmluZSBNSU5fUEVSSU9EX05TCTEwCisjZGVmaW5lIE1B WF9QRVJJT0RfTlMJMTAwMDAwMDAwMAorCisvKgorICogVGhlIG1heCB2YWx1ZSBzcGVjaWZpZWQg Zm9yIGVhY2ggZmllbGQgaXMgYmFzZWQgb24gdGhlIG51bWJlciBvZiBiaXRzCisgKiBpbiB0aGUg cHdtIGNvbnRyb2wgcmVnaXN0ZXIgZm9yIHRoYXQgZmllbGQKKyAqLworI2RlZmluZSBNQVhfUFdN X0NGRwkJMHhGRkZGCisKKyNkZWZpbmUgUFdNX0NUUkxfSElfU0hJRlQJMTYKKworI2RlZmluZSBQ V01fQ0ZHX1JFRzAgMCAvKlBXTV9ESVYgUFdNX0hJKi8KKyNkZWZpbmUgUFdNX0NGR19SRUcxIDEg LypFTkFCTEUgVVBEQVRFIFBXTV9QUkVfRElWKi8KKworc3RydWN0IGlwcV9wd21fY2hpcCB7CisJ c3RydWN0IHB3bV9jaGlwIGNoaXA7CisJc3RydWN0IGNsayAqY2xrOworCXZvaWQgX19pb21lbSAq bWVtOworfTsKKworc3RhdGljIHN0cnVjdCBpcHFfcHdtX2NoaXAgKnRvX2lwcV9wd21fY2hpcChz dHJ1Y3QgcHdtX2NoaXAgKmNoaXApCit7CisJcmV0dXJuIGNvbnRhaW5lcl9vZihjaGlwLCBzdHJ1 Y3QgaXBxX3B3bV9jaGlwLCBjaGlwKTsKK30KKworc3RhdGljIHVuc2lnbmVkIGlwcV9wd21fcmVn X29mZnNldChzdHJ1Y3QgcHdtX2RldmljZSAqcHdtLCB1bnNpZ25lZCByZWcpCit7CisJcmV0dXJu ICgocHdtLT5od3B3bSAqIDIpICsgcmVnKSAqIDQ7Cit9CisKK3N0YXRpYyB2b2lkIGNvbmZpZ19k aXZfYW5kX2R1dHkoc3RydWN0IHB3bV9kZXZpY2UgKnB3bSwgaW50IHByZV9kaXYsCisJCQl1bnNp Z25lZCBsb25nIGxvbmcgcHdtX2RpdiwgdW5zaWduZWQgbG9uZyBwZXJpb2RfbnMsCisJCQl1bnNp Z25lZCBsb25nIGxvbmcgZHV0eV9ucykKK3sKKwl1bnNpZ25lZCBsb25nIGhpX2R1cjsKKwl1bnNp Z25lZCBsb25nIGxvbmcgcXVvdGllbnQ7CisJdW5zaWduZWQgbG9uZyB2YWwgPSAwOworCXN0cnVj dCBpcHFfcHdtX2NoaXAgKmlwcV9jaGlwID0gdG9faXBxX3B3bV9jaGlwKHB3bS0+Y2hpcCk7CisK KwkvKgorCSAqIGhpZ2ggZHVyYXRpb24gPSBwd20gZHV0eSAqIChwd20gZGl2ICsgMSkKKwkgKiBw d20gZHV0eSA9IGR1dHlfbnMgLyBwZXJpb2RfbnMKKwkgKi8KKwlxdW90aWVudCA9IChwd21fZGl2 ICsgMSkgKiBkdXR5X25zOworCWhpX2R1ciA9IGRpdjY0X3U2NChxdW90aWVudCwgcGVyaW9kX25z KTsKKworCXZhbCB8PSAoKGhpX2R1ciAmIE1BWF9QV01fQ0ZHKSA8PCBQV01fQ1RSTF9ISV9TSElG VCk7CisJdmFsIHw9IChwd21fZGl2ICYgTUFYX1BXTV9DRkcpOworCXdyaXRlbCh2YWwsIGlwcV9j aGlwLT5tZW0gKyBpcHFfcHdtX3JlZ19vZmZzZXQocHdtLCBQV01fQ0ZHX1JFRzApKTsKKwl2YWwg PSBwcmVfZGl2ICYgTUFYX1BXTV9DRkc7CisJd3JpdGVsKHZhbCwgaXBxX2NoaXAtPm1lbSArIGlw cV9wd21fcmVnX29mZnNldChwd20sIFBXTV9DRkdfUkVHMSkpOworfQorCitzdGF0aWMgaW50IGlw cV9wd21fZW5hYmxlKHN0cnVjdCBwd21fZGV2aWNlICpwd20pCit7CisJc3RydWN0IGlwcV9wd21f Y2hpcCAqaXBxX2NoaXAgPSB0b19pcHFfcHdtX2NoaXAocHdtLT5jaGlwKTsKKwl1bnNpZ25lZCBv ZmZzZXQgPSBpcHFfcHdtX3JlZ19vZmZzZXQocHdtLCBQV01fQ0ZHX1JFRzEpOworCXVuc2lnbmVk IGxvbmcgdmFsOworCisJdmFsID0gcmVhZGwoaXBxX2NoaXAtPm1lbSArIG9mZnNldCk7CisJdmFs IHw9IFBXTV9FTkFCTEUgfCBQV01fVVBEQVRFOworCXdyaXRlbCh2YWwsIGlwcV9jaGlwLT5tZW0g KyBvZmZzZXQpOworCisJcmV0dXJuIDA7Cit9CisKK3N0YXRpYyB2b2lkIGlwcV9wd21fZGlzYWJs ZShzdHJ1Y3QgcHdtX2RldmljZSAqcHdtKQoreworCXN0cnVjdCBpcHFfcHdtX2NoaXAgKmlwcV9j aGlwID0gdG9faXBxX3B3bV9jaGlwKHB3bS0+Y2hpcCk7CisJdW5zaWduZWQgb2Zmc2V0ID0gaXBx X3B3bV9yZWdfb2Zmc2V0KHB3bSwgUFdNX0NGR19SRUcxKTsKKwl1bnNpZ25lZCBsb25nIHZhbDsK KworCXZhbCA9IHJlYWRsKGlwcV9jaGlwLT5tZW0gKyBvZmZzZXQpOworCXZhbCB8PSBQV01fVVBE QVRFOworCXZhbCAmPSB+UFdNX0VOQUJMRTsKKwl3cml0ZWwodmFsLCBpcHFfY2hpcC0+bWVtICsg b2Zmc2V0KTsKK30KKworc3RhdGljIGludCBpcHFfcHdtX2FwcGx5KHN0cnVjdCBwd21fY2hpcCAq Y2hpcCwgc3RydWN0IHB3bV9kZXZpY2UgKnB3bSwKKwkJCSBjb25zdCBzdHJ1Y3QgcHdtX3N0YXRl ICpzdGF0ZSkKK3sKKwlzdHJ1Y3QgaXBxX3B3bV9jaGlwICppcHFfY2hpcCA9IHRvX2lwcV9wd21f Y2hpcChjaGlwKTsKKwl1bnNpZ25lZCBsb25nIGZyZXE7CisJaW50IHByZV9kaXYsIGNsb3NlX3By ZV9kaXYsIGNsb3NlX3B3bV9kaXY7CisJaW50IHB3bV9kaXY7CisJbG9uZyBsb25nIGRpZmY7CisJ dW5zaWduZWQgbG9uZyByYXRlID0gY2xrX2dldF9yYXRlKGlwcV9jaGlwLT5jbGspOworCXVuc2ln bmVkIGxvbmcgbWluX2RpZmYgPSByYXRlOworCXVpbnQ2NF90IGZpbl9wczsKKwl1NjQgcGVyaW9k X25zLCBkdXR5X25zOworCisJaWYgKHN0YXRlLT5wZXJpb2QgPCBNSU5fUEVSSU9EX05TKQorCQly ZXR1cm4gLUVSQU5HRTsKKworCXBlcmlvZF9ucyA9IG1pbl90KHU2NCwgc3RhdGUtPnBlcmlvZCwg TUFYX1BFUklPRF9OUyk7CisJZHV0eV9ucyA9IG1pbl90KHU2NCwgc3RhdGUtPmR1dHlfY3ljbGUs IHBlcmlvZF9ucyk7CisKKwkvKiBmcmVxIGluIEh6IGZvciBwZXJpb2QgaW4gbmFubyBzZWNvbmQq LworCWZyZXEgPSBOU0VDX1BFUl9TRUMgLyBwZXJpb2RfbnM7CisJZmluX3BzID0gZGl2NjRfdTY0 KE5TRUNfUEVSX1NFQyAqIDEwMDAsIHJhdGUpOworCWNsb3NlX3ByZV9kaXYgPSBNQVhfUFdNX0NG RzsKKwljbG9zZV9wd21fZGl2ID0gTUFYX1BXTV9DRkc7CisKKwlmb3IgKHByZV9kaXYgPSAwOyBw cmVfZGl2IDw9IE1BWF9QV01fQ0ZHOyBwcmVfZGl2KyspIHsKKwkJcHdtX2RpdiA9IERJVjY0X1U2 NF9ST1VORF9DTE9TRVNUKHBlcmlvZF9ucyAqIDEwMDAsCisJCQkJCQkgIGZpbl9wcyAqIChwcmVf ZGl2ICsgMSkpOworCQlwd21fZGl2LS07CisJCWlmIChwd21fZGl2IDwgMCB8fCBwd21fZGl2ID4g TUFYX1BXTV9DRkcpCisJCQljb250aW51ZTsKKworCQlkaWZmID0gKCh1aW50NjRfdClmcmVxICog KHByZV9kaXYgKyAxKSAqIChwd21fZGl2ICsgMSkpCisJCQktICh1aW50NjRfdClyYXRlOworCisJ CWlmIChkaWZmIDwgMCkgLyogcGVyaW9kIGxhcmdlciB0aGFuIHJlcXVlc3RlZCAqLworCQkJY29u dGludWU7CisJCWlmIChkaWZmID09IDApIHsgLyogYmluZ28gKi8KKwkJCWNsb3NlX3ByZV9kaXYg PSBwcmVfZGl2OworCQkJY2xvc2VfcHdtX2RpdiA9IHB3bV9kaXY7CisJCQlicmVhazsKKwkJfQor CQlpZiAoZGlmZiA8IG1pbl9kaWZmKSB7CisJCQltaW5fZGlmZiA9IGRpZmY7CisJCQljbG9zZV9w cmVfZGl2ID0gcHJlX2RpdjsKKwkJCWNsb3NlX3B3bV9kaXYgPSBwd21fZGl2OworCQl9CisJfQor CisJLyogY29uZmlnIGRpdmlkZXIgdmFsdWVzIGZvciB0aGUgY2xvc2VzdCBwb3NzaWJsZSBmcmVx dWVuY3kgKi8KKwljb25maWdfZGl2X2FuZF9kdXR5KHB3bSwgY2xvc2VfcHJlX2RpdiwgY2xvc2Vf cHdtX2RpdiwKKwkJCSAgICBwZXJpb2RfbnMsIGR1dHlfbnMpOworCWlmIChzdGF0ZS0+ZW5hYmxl ZCkKKwkJaXBxX3B3bV9lbmFibGUocHdtKTsKKwllbHNlCisJCWlwcV9wd21fZGlzYWJsZShwd20p OworCisJcmV0dXJuIDA7Cit9CisKK3N0YXRpYyBzdHJ1Y3QgcHdtX29wcyBpcHFfcHdtX29wcyA9 IHsKKwkuYXBwbHkgPSBpcHFfcHdtX2FwcGx5LAorCS5vd25lciA9IFRISVNfTU9EVUxFLAorfTsK Kworc3RhdGljIGludCBpcHFfcHdtX3Byb2JlKHN0cnVjdCBwbGF0Zm9ybV9kZXZpY2UgKnBkZXYp Cit7CisJc3RydWN0IGlwcV9wd21fY2hpcCAqcHdtOworCXN0cnVjdCBkZXZpY2UgKmRldjsKKwlp bnQgcmV0OworCisJZGV2ID0gJnBkZXYtPmRldjsKKwlwd20gPSBkZXZtX2t6YWxsb2MoZGV2LCBz aXplb2YoKnB3bSksIEdGUF9LRVJORUwpOworCWlmICghcHdtKQorCQlyZXR1cm4gLUVOT01FTTsK KworCXBsYXRmb3JtX3NldF9kcnZkYXRhKHBkZXYsIHB3bSk7CisKKwlwd20tPm1lbSA9IGRldm1f cGxhdGZvcm1faW9yZW1hcF9yZXNvdXJjZShwZGV2LCAwKTsKKwlpZiAoSVNfRVJSKHB3bS0+bWVt KSkKKwkJcmV0dXJuIFBUUl9FUlIocHdtLT5tZW0pOworCisJcHdtLT5jbGsgPSBkZXZtX2Nsa19n ZXQoZGV2LCAiY29yZSIpOworCWlmIChJU19FUlIocHdtLT5jbGspKQorCQlyZXR1cm4gUFRSX0VS Uihwd20tPmNsayk7CisKKwlyZXQgPSBjbGtfc2V0X3JhdGUocHdtLT5jbGssIENMS19TUkNfRlJF USk7CisJaWYgKHJldCkKKwkJcmV0dXJuIHJldDsKKwlyZXQgPSBjbGtfcHJlcGFyZV9lbmFibGUo cHdtLT5jbGspOworCWlmIChyZXQpCisJCXJldHVybiByZXQ7CisKKwlwd20tPmNoaXAuZGV2ID0g ZGV2OworCXB3bS0+Y2hpcC5vcHMgPSAmaXBxX3B3bV9vcHM7CisJcHdtLT5jaGlwLm5wd20gPSBN QVhfUFdNX0RFVklDRVM7CisKKwlyZXQgPSBwd21jaGlwX2FkZCgmcHdtLT5jaGlwKTsKKwlpZiAo cmV0IDwgMCkgeworCQlkZXZfZXJyX3Byb2JlKGRldiwgcmV0LCAicHdtY2hpcF9hZGQoKSBmYWls ZWRcbiIpOworCQljbGtfZGlzYWJsZV91bnByZXBhcmUocHdtLT5jbGspOworCQlyZXR1cm4gcmV0 OworCX0KKworCXJldHVybiAwOworfQorCitzdGF0aWMgaW50IGlwcV9wd21fcmVtb3ZlKHN0cnVj dCBwbGF0Zm9ybV9kZXZpY2UgKnBkZXYpCit7CisJc3RydWN0IGlwcV9wd21fY2hpcCAqcHdtID0g cGxhdGZvcm1fZ2V0X2RydmRhdGEocGRldik7CisKKwlwd21jaGlwX3JlbW92ZSgmcHdtLT5jaGlw KTsKKworCXJldHVybiAwOworfQorCitzdGF0aWMgY29uc3Qgc3RydWN0IG9mX2RldmljZV9pZCBw d21faXBxX2R0X21hdGNoW10gPSB7CisJeyAuY29tcGF0aWJsZSA9ICJxY29tLHB3bS1pcHE2MDE4 IiwgfSwKKwl7fQorfTsKK01PRFVMRV9ERVZJQ0VfVEFCTEUob2YsIHB3bV9pcHFfZHRfbWF0Y2gp OworCitzdGF0aWMgc3RydWN0IHBsYXRmb3JtX2RyaXZlciBpcHFfcHdtX2RyaXZlciA9IHsKKwku ZHJpdmVyID0geworCQkubmFtZSA9ICJpcHEtcHdtIiwKKwkJLm93bmVyID0gVEhJU19NT0RVTEUs CisJCS5vZl9tYXRjaF90YWJsZSA9IHB3bV9pcHFfZHRfbWF0Y2gsCisJfSwKKwkucHJvYmUgPSBp cHFfcHdtX3Byb2JlLAorCS5yZW1vdmUgPSBpcHFfcHdtX3JlbW92ZSwKK307CisKK21vZHVsZV9w bGF0Zm9ybV9kcml2ZXIoaXBxX3B3bV9kcml2ZXIpOworCitNT0RVTEVfTElDRU5TRSgiRHVhbCBC U0QvR1BMIik7Ci0tIAoyLjMwLjIKCgpfX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fXwpsaW51eC1hcm0ta2VybmVsIG1haWxpbmcgbGlzdApsaW51eC1hcm0ta2Vy bmVsQGxpc3RzLmluZnJhZGVhZC5vcmcKaHR0cDovL2xpc3RzLmluZnJhZGVhZC5vcmcvbWFpbG1h bi9saXN0aW5mby9saW51eC1hcm0ta2VybmVsCg==