alsa-devel.alsa-project.org archive mirror
 help / color / mirror / Atom feed
From: Richtek Jeff Chang <richtek.jeff.chang@gmail.com>
To: Mark Brown <broonie@kernel.org>
Cc: alsa-devel@alsa-project.org, linux-kernel@vger.kernel.org,
	tiwai@suse.com, lgirdwood@gmail.com,
	linux-mediatek@lists.infradead.org, matthias.bgg@gmail.com,
	linux-arm-kernel@lists.infradead.org
Subject: Re: [alsa-devel] [PATCH] [MT6660] Mediatek Smart Amplifier Driver
Date: Wed, 4 Sep 2019 15:07:06 +0800	[thread overview]
Message-ID: <1a776762-ee65-7344-4bca-c82e16badffa@gmail.com> (raw)
In-Reply-To: <20190903163829.GB7916@sirena.co.uk>

Dear Mark:

     Thanks for your reply.

     I have some questions for your comment. Please check the red comment.



Mark Brown 於 2019/9/4 上午12:38 寫道:
> On Tue, Sep 03, 2019 at 03:08:21PM +0800, richtek.jeff.chang@gmail.com wrote:
>
>> --- /dev/null
>> +++ b/sound/soc/codecs/mt6660.c
>> @@ -0,0 +1,802 @@
>> +// SPDX-License-Identifier: GPL-2.0
>> +/*
>> + * Copyright (c) 2019 MediaTek Inc.
>> + */
> Please make the entire comment block a C++ comment so things look more
> consistent.
>
>> +struct reg_size_table {
>> +	u32 addr;
>> +	u8 size;
>> +};
>> +static const struct reg_size_table mt6660_reg_size_table[] = {
>> +	{ MT6660_REG_HPF1_COEF, 4 },
>> +	{ MT6660_REG_HPF2_COEF, 4 },
>> +	{ MT6660_REG_TDM_CFG3, 2 },
>> +	{ MT6660_REG_RESV17, 2 },
>> +	{ MT6660_REG_RESV23, 2 },
>> +	{ MT6660_REG_SIGMAX, 2 },
>> +	{ MT6660_REG_DEVID, 2},
>> +	{ MT6660_REG_TDM_CFG3, 2},
>> +	{ MT6660_REG_HCLIP_CTRL, 2},
>> +	{ MT6660_REG_DA_GAIN, 2},
>> +};
> Please talk to your hardware designers about the benefits of consistent
> register sizes :/

Actually this is our hardware Design for MT6660. We cannot modify 
hardware this time.

    We will design well in next chip.

>
>> +static int32_t mt6660_i2c_update_bits(struct mt6660_chip *chip,
>> +	uint32_t addr, uint32_t mask, uint32_t data)
>> +{
> It would be good to implement a regmap rather than open coding
> *everything* - it'd give you things like this without needing to open
> code them.  Providing you don't use the cache code it should cope fine
> with variable register sizes.


Due to our hardware design, it is hard to implement regmap for MT6660.

>
>> +
>> +static int mt6660_i2c_init_setting(struct mt6660_chip *chip)
>> +{
>> +	int i, len, ret;
>> +	const struct codec_reg_val *init_table;
>> +
>> +	init_table = e4_reg_inits;
>> +	len = ARRAY_SIZE(e4_reg_inits);
>> +
>> +	for (i = 0; i < len; i++) {
>> +		ret = mt6660_i2c_update_bits(chip, init_table[i].addr,
>> +				init_table[i].mask, init_table[i].data);
>> +		if (ret < 0)
>> +			return ret;
> Why are we not using the chip defaults here?
Because MT6660 needs this initial setting for working well.
>> +static int mt6660_chip_power_on(
>> +	struct snd_soc_component *component, int on_off)
>> +{
>> +	struct mt6660_chip *chip = (struct mt6660_chip *)
>> +		snd_soc_component_get_drvdata(component);
>> +	int ret = 0;
>> +	unsigned int val;
>> +
>> +	dev_dbg(component->dev, "%s: on_off = %d\n", __func__, on_off);
>> +	mutex_lock(&chip->var_lock);
>> +	if (on_off) {
>> +		if (chip->pwr_cnt == 0) {
>> +			ret = mt6660_i2c_update_bits(chip,
>> +				MT6660_REG_SYSTEM_CTRL, 0x01, 0x00);
>> +			val = mt6660_i2c_read(chip, MT6660_REG_IRQ_STATUS1);
>> +			dev_info(chip->dev,
>> +				"%s reg0x05 = 0x%x\n", __func__, val);
>> +		}
>> +		chip->pwr_cnt++;
> This looks like you're open coding runtime PM stuff?  AFAICT the issue
> is that you need to write to this register to do any I/O.  Just
> implement this via the standard runtime PM framework, you'll need to do
> something about the register I/O in the controls (ideally in the
> framework, it'd be a lot easier if you did have a cache) but you could
> cut out this bit.


In our experience, some Customer platform doesn't support runtime PM.

Do you have any suggestion about a compatible driver for support and not 
support runtime PM platform?


>> +static int mt6660_component_set_bias_level(struct snd_soc_component *component,
>> +	enum snd_soc_bias_level level)
>> +{
>> +	struct snd_soc_dapm_context *dapm =
>> +		snd_soc_component_get_dapm(component);
>> +	int ret;
>> +	unsigned int val;
>> +	struct mt6660_chip *chip = snd_soc_component_get_drvdata(component);
>> +
>> +	if (dapm->bias_level == level) {
>> +		dev_warn(component->dev, "%s: repeat level change\n", __func__);
> This shouldn't be a warning.


I will modify it for a error message.

>
>> +static const struct snd_kcontrol_new mt6660_component_snd_controls[] = {
>> +	SOC_SINGLE_EXT_TLV("Volume_Ctrl", MT6660_REG_VOL_CTRL, 0, 255,
>> +			   1, snd_soc_get_volsw, mt6660_component_put_volsw,
>> +			   vol_ctl_tlv),
>> +	SOC_SINGLE_EXT("WDT_Enable", MT6660_REG_WDT_CTRL, 7, 1, 0,
>> +		       snd_soc_get_volsw, mt6660_component_put_volsw),
> These control names should all use standard ALSA control names - on/off
> switches should end in Switch, volume controls in Volume.


I will modify it.

>
>> +	SOC_SINGLE_EXT("I2SLRS", MT6660_REG_DATAO_SEL, 6, 3, 0,
>> +		       snd_soc_get_volsw, mt6660_component_put_volsw),
>> +	SOC_SINGLE_EXT("I2SDOLS", MT6660_REG_DATAO_SEL, 3, 7, 0,
>> +		       snd_soc_get_volsw, mt6660_component_put_volsw),
>> +	SOC_SINGLE_EXT("I2SDORS", MT6660_REG_DATAO_SEL, 0, 7, 0,
>> +		       snd_soc_get_volsw, mt6660_component_put_volsw),
> What do these controls do?


i will modify kcontrol names for more detail description.


Thanks & BRs

Richtek Jeff Chang.

_______________________________________________
Alsa-devel mailing list
Alsa-devel@alsa-project.org
https://mailman.alsa-project.org/mailman/listinfo/alsa-devel

  reply	other threads:[~2019-09-05 17:47 UTC|newest]

Thread overview: 6+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-09-03  7:08 [alsa-devel] [PATCH] [MT6660] Mediatek Smart Amplifier Driver richtek.jeff.chang
2019-09-03 16:38 ` Mark Brown
2019-09-04  7:07   ` Richtek Jeff Chang [this message]
2019-09-04 11:56     ` Mark Brown
2019-09-25 10:04       ` Richtek Jeff Chang
2019-09-25 16:50         ` Mark Brown

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1a776762-ee65-7344-4bca-c82e16badffa@gmail.com \
    --to=richtek.jeff.chang@gmail.com \
    --cc=alsa-devel@alsa-project.org \
    --cc=broonie@kernel.org \
    --cc=lgirdwood@gmail.com \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-mediatek@lists.infradead.org \
    --cc=matthias.bgg@gmail.com \
    --cc=tiwai@suse.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).