From: jian.hu@amlogic.com (Jian Hu)
To: linus-amlogic@lists.infradead.org
Subject: [PATCH v5 1/2] dt-bindings: clk: meson-g12a: Add G12A EE Clock Bindings
Date: Thu, 29 Nov 2018 21:41:56 +0800 [thread overview]
Message-ID: <1543498917-98605-2-git-send-email-jian.hu@amlogic.com> (raw)
In-Reply-To: <1543498917-98605-1-git-send-email-jian.hu@amlogic.com>
Add new clock controller compatible and dt-bingdings headers
for the Everything-Else domain of the g12a SoC
Signed-off-by: Jian Hu <jian.hu@amlogic.com>
---
.../bindings/clock/amlogic,gxbb-clkc.txt | 1 +
include/dt-bindings/clock/g12a-clkc.h | 93 ++++++++++++++++++++++
2 files changed, 94 insertions(+)
create mode 100644 include/dt-bindings/clock/g12a-clkc.h
diff --git a/Documentation/devicetree/bindings/clock/amlogic,gxbb-clkc.txt b/Documentation/devicetree/bindings/clock/amlogic,gxbb-clkc.txt
index e950599..0833006 100644
--- a/Documentation/devicetree/bindings/clock/amlogic,gxbb-clkc.txt
+++ b/Documentation/devicetree/bindings/clock/amlogic,gxbb-clkc.txt
@@ -9,6 +9,7 @@ Required Properties:
"amlogic,gxbb-clkc" for GXBB SoC,
"amlogic,gxl-clkc" for GXL and GXM SoC,
"amlogic,axg-clkc" for AXG SoC.
+ "amlogic,g12a-clkc" for G12A SoC.
- #clock-cells: should be 1.
diff --git a/include/dt-bindings/clock/g12a-clkc.h b/include/dt-bindings/clock/g12a-clkc.h
new file mode 100644
index 0000000..b55e6e1
--- /dev/null
+++ b/include/dt-bindings/clock/g12a-clkc.h
@@ -0,0 +1,93 @@
+/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
+/*
+ * Meson-G12A clock tree IDs
+ *
+ * Copyright (c) 2018 Amlogic, Inc. All rights reserved.
+ */
+
+#ifndef __G12A_CLKC_H
+#define __G12A_CLKC_H
+
+#define CLKID_SYS_PLL 0
+#define CLKID_FIXED_PLL 1
+#define CLKID_FCLK_DIV2 2
+#define CLKID_FCLK_DIV3 3
+#define CLKID_FCLK_DIV4 4
+#define CLKID_FCLK_DIV5 5
+#define CLKID_FCLK_DIV7 6
+#define CLKID_GP0_PLL 7
+#define CLKID_CLK81 10
+#define CLKID_MPLL0 11
+#define CLKID_MPLL1 12
+#define CLKID_MPLL2 13
+#define CLKID_MPLL3 14
+#define CLKID_DDR 15
+#define CLKID_DOS 16
+#define CLKID_AUDIO_LOCKER 17
+#define CLKID_MIPI_DSI_HOST 18
+#define CLKID_ETH_PHY 19
+#define CLKID_ISA 20
+#define CLKID_PL301 21
+#define CLKID_PERIPHS 22
+#define CLKID_SPICC0 23
+#define CLKID_I2C 24
+#define CLKID_SANA 25
+#define CLKID_SD 26
+#define CLKID_RNG0 27
+#define CLKID_UART0 28
+#define CLKID_SPICC1 29
+#define CLKID_HIU_IFACE 30
+#define CLKID_MIPI_DSI_PHY 31
+#define CLKID_ASSIST_MISC 32
+#define CLKID_SD_EMMC_A 33
+#define CLKID_SD_EMMC_B 34
+#define CLKID_SD_EMMC_C 35
+#define CLKID_AUDIO_CODEC 36
+#define CLKID_AUDIO 37
+#define CLKID_ETH 38
+#define CLKID_DEMUX 39
+#define CLKID_AUDIO_IFIFO 40
+#define CLKID_ADC 41
+#define CLKID_UART1 42
+#define CLKID_G2D 43
+#define CLKID_RESET 44
+#define CLKID_PCIE_COMB 45
+#define CLKID_PARSER 46
+#define CLKID_USB 47
+#define CLKID_PCIE_PHY 48
+#define CLKID_AHB_ARB0 49
+#define CLKID_AHB_DATA_BUS 50
+#define CLKID_AHB_CTRL_BUS 51
+#define CLKID_HTX_HDCP22 52
+#define CLKID_HTX_PCLK 53
+#define CLKID_BT656 54
+#define CLKID_USB1_DDR_BRIDGE 55
+#define CLKID_MMC_PCLK 56
+#define CLKID_UART2 57
+#define CLKID_VPU_INTR 58
+#define CLKID_GIC 59
+#define CLKID_SD_EMMC_B_CLK0 60
+#define CLKID_SD_EMMC_C_CLK0 61
+#define CLKID_HIFI_PLL 71
+#define CLKID_VCLK2_VENCI0 77
+#define CLKID_VCLK2_VENCI1 78
+#define CLKID_VCLK2_VENCP0 79
+#define CLKID_VCLK2_VENCP1 80
+#define CLKID_VCLK2_VENCT0 81
+#define CLKID_VCLK2_VENCT1 82
+#define CLKID_VCLK2_OTHER 83
+#define CLKID_VCLK2_ENCI 84
+#define CLKID_VCLK2_ENCP 85
+#define CLKID_DAC_CLK 86
+#define CLKID_AOCLK 87
+#define CLKID_IEC958 88
+#define CLKID_ENC480P 89
+#define CLKID_RNG1 90
+#define CLKID_VCLK2_ENCT 91
+#define CLKID_VCLK2_ENCL 92
+#define CLKID_VCLK2_VENCLMMC 93
+#define CLKID_VCLK2_VENCL 94
+#define CLKID_VCLK2_OTHER1 95
+#define CLKID_FCLK_DIV2P5 96
+
+#endif /* __G12A_CLKC_H */
--
1.9.1
next prev parent reply other threads:[~2018-11-29 13:41 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-11-29 13:41 [PATCH v5 0/2] clk: meson-g12a: Add EE clock controller driver Jian Hu
2018-11-29 13:41 ` Jian Hu [this message]
2018-12-03 23:06 ` [PATCH v5 1/2] dt-bindings: clk: meson-g12a: Add G12A EE Clock Bindings Rob Herring
2018-12-05 3:10 ` Jian Hu
2018-12-11 14:39 ` Jerome Brunet
2018-11-29 13:41 ` [PATCH v5 2/2] clk: meson-g12a: Add EE Clock controller driver Jian Hu
2018-12-11 14:39 ` Jerome Brunet
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1543498917-98605-2-git-send-email-jian.hu@amlogic.com \
--to=jian.hu@amlogic.com \
--cc=linus-amlogic@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).