From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.9 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 222EBC2B9F4 for ; Thu, 17 Jun 2021 09:11:32 +0000 (UTC) Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id DAE39613E9 for ; Thu, 17 Jun 2021 09:11:31 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org DAE39613E9 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=nxp.com Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:In-Reply-To:References: Message-ID:Date:Subject:CC:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=Nmsvp4pVPk6DSlww0e7XumMdlc61CGZW3VaGKHkDDbc=; b=heB1tBMd4YLw+z ktIBfjV4czAFHekv2wXHldzVek2u32m0CjaB60yu8coYj5RPHiHHmSokCy9o4eXvTG/9kdbYeNfMH MepsgHWHwyfFp6GkZTwgYKT1Se6sGTZ/nBdXQgUqPhzf6dAkCL+ryTI4Q4DGqAGjOxP9ZAU69oTL7 P9U0OcPDzfiiCqF/EdmFFi4UWixBfs47MiPWYeoBu18o8rwruydtyNcnV9+2onyVZIDoRzGUjzu1a W+YjBEyZlrDcpvMmyddFVXlY8XynUSEzyngyRgeSsGLElJKJ2NnTlriEBswJ6evJIFtpcQUMLHtlI WSPwBikMpoHlR7tYDjyA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.94.2 #2 (Red Hat Linux)) id 1lto25-009bMt-VN; Thu, 17 Jun 2021 09:09:54 +0000 Received: from mail-eopbgr70052.outbound.protection.outlook.com ([40.107.7.52] helo=EUR04-HE1-obe.outbound.protection.outlook.com) by bombadil.infradead.org with esmtps (Exim 4.94.2 #2 (Red Hat Linux)) id 1lto20-009bLt-N1 for linux-arm-kernel@lists.infradead.org; Thu, 17 Jun 2021 09:09:51 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=UJUy8XfQRfKzfp+YFCCdj6J86pQVXoEWGmtY3aPv+j8GOSWoG8u5UrHekx0kdwpytWEKoXg8wfDz4XEwuY0MMrX0KDtIr/rvE3cqdmMKqNkSB+kb2gLY/pC+3hK6AK6TuywKBp+Vjh3M/q1Eo3Y1WMUIZeEkjkPyW8bdtzgYS6eEQIhqlwoyUSC6Utz9YhekXqtPqX5zaZHy6bc2EFaIMjmmK5iv58w/pnt1cFJD2+a6h5ckSTLZCdmBN1Cznzd0sBq8CVzKhYo8nAZ/reVPqx6BeT6Piji7YBvJUijIw5ry+W/Kc82nvcanNcJMWBy2ja1yUcltJ4xVq/MkBaIZKw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=3ggdCSN1XvPLBAxguOf37a4fvM+1qnbvqy60vA3HtBY=; b=PYgiHBsSJNmE8sVcULHYmNQzjq0FRFrjfw1w7jWKsJpyv7JQMv5L97ESHX9vAzmdfk07GDeTUw6TY5cZ+wzGhWjZzpUfqHlIX0D52q/tqCqMAJ/kiJf+m6aBqNS2aFUuL1yqHCTpLPsXZTnn00IPg/BLPgbd2D8oMg9T6WkctmxPYBcKzf9+6EqlAInAG0rE3B42lIBeMbBEmZtzcqOVldJRTgSXh6OAJUJtqji6M0PD4B4OzjHGaorJOxCJrhjWC9Tyr/9Wi3o3x2Vz4kPkpDEgtoq03J0ojXGcHrp0I/dRsk8of6ALxVmw2IvORM7Fbh8/GAxQoh1YuIF8BFrgoQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=3ggdCSN1XvPLBAxguOf37a4fvM+1qnbvqy60vA3HtBY=; b=cZeElyeNls8Mrq3nJ6BMG3uBZkxzyvbu8hxR8tKL3GvrQXzy9B2IT4TU3Hb8l5Ae4NfdqPp3APOv5cKP9fLj1aTYXfgNRXuRQ9vPUMeMxYFfiaKZUhLDzv8GLj0tczLa/YXq3Sast3sYlhOwjWvmINeeVZKmxOIgH7HXpqseKKs= Received: from DBBPR04MB7930.eurprd04.prod.outlook.com (2603:10a6:10:1ea::12) by DB9PR04MB8315.eurprd04.prod.outlook.com (2603:10a6:10:25c::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4219.21; Thu, 17 Jun 2021 09:09:44 +0000 Received: from DBBPR04MB7930.eurprd04.prod.outlook.com ([fe80::3164:e047:376d:4a4f]) by DBBPR04MB7930.eurprd04.prod.outlook.com ([fe80::3164:e047:376d:4a4f%7]) with mapi id 15.20.4219.026; Thu, 17 Jun 2021 09:09:44 +0000 From: Jacky Bai To: Rob Herring CC: "shawnguo@kernel.org" , "sboyd@kernel.org" , "s.hauer@pengutronix.de" , "linus.walleij@linaro.org" , Aisheng Dong , "festevam@gmail.com" , "kernel@pengutronix.de" , dl-linux-imx , "devicetree@vger.kernel.org" , "linux-arm-kernel@lists.infradead.org" Subject: RE: [PATCH 09/11] dt-bindings: clock: Add imx8ulp clock support Thread-Topic: [PATCH 09/11] dt-bindings: clock: Add imx8ulp clock support Thread-Index: AQHXW3dez7v+OqpCmEGtnRXXSqg3easXXPaAgACcPFA= Date: Thu, 17 Jun 2021 09:09:44 +0000 Message-ID: References: <20210607083921.2668568-1-ping.bai@nxp.com> <20210607083921.2668568-10-ping.bai@nxp.com> <20210616234721.GA309211@robh.at.kernel.org> In-Reply-To: <20210616234721.GA309211@robh.at.kernel.org> Accept-Language: zh-CN, en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: authentication-results: kernel.org; dkim=none (message not signed) header.d=none;kernel.org; dmarc=none action=none header.from=nxp.com; x-originating-ip: [119.31.174.71] x-ms-publictraffictype: Email x-ms-office365-filtering-correlation-id: ddf0f9db-9835-4a81-0830-08d9316fa5ed x-ms-traffictypediagnostic: DB9PR04MB8315: x-ms-exchange-transport-forked: True x-microsoft-antispam-prvs: x-ms-oob-tlc-oobclassifiers: OLM:5516; x-ms-exchange-senderadcheck: 1 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: HGKoowQ2oUQ3NJvlulyhm+nMvnS8kC6ijo60Nfa8SNThke+FE2dkNH0NydtpVKAT0jvZgt/7JoJ9IlOdgUtNEx1k6bIno8PFqlEVDSL+7A+dElPuwc8S5vhg6VB4tUQ3OLtSdWP+uoqvjE6ySb30dkVM7BzWT7wxykQEPUEtu4uG58OO+nltj+boM0k/H7CrThS5JRY7A0zGOKseiY30e8aC+bJh0pAxAwKRddHEFqJGw1Fy2aJdyt1sb8/f1+EJjuJHPtg1iB/ixqv+HBkbpSeE9YuJ3adjjI0JZbPaqF2NMvuGgecZrAKETxTdGPZFLbOsQRcmyXO3MI0S0+5UlSozYjnyYEjwWDNexFdBgmh8muBZp07wE2SxHLo/1rnsUh21FPtJkDdXDplLuV5qRu8u/tzkVN5uno+Rbp3yOUCfstdgI4S91cKWc2hFlPaZmO8UXbemA0VCY/OYyXdmm6dPDEOmpYaNKhGq9vrdTnrQ3cWm4oELFV+5/e0UgLlwjHjnCVHxZlfiKIvYtjywSZBZV9C1q5zjTgqejBAVrx4symak10pO8817pgIjisvjiKH/WV7PB/z+h+hd7pq+iLEXTlOGQ2/A3rupsezonU2VcAT957DBdOvlbOw/0sB7pfNh0OKN0q1NtVaxOe495w== x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:DBBPR04MB7930.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(396003)(136003)(39860400002)(346002)(366004)(376002)(66446008)(71200400001)(66946007)(66476007)(64756008)(478600001)(9686003)(66556008)(122000001)(6916009)(4326008)(83380400001)(8676002)(8936002)(30864003)(33656002)(86362001)(52536014)(54906003)(26005)(6506007)(55016002)(2906002)(316002)(7696005)(5660300002)(76116006)(38100700002)(186003)(32563001); DIR:OUT; SFP:1101; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?utf-8?B?WDU4WkY3YUt3T1VmdmNxMHhYZjVlU1M5QklIWDJQajJsSEVEa09pZkFDaXNM?= =?utf-8?B?aFROTGswYzJjcFZYK0czbklXY3pHQlpYZERyR0VtaHE4aElTRjNYM2UvRkEz?= =?utf-8?B?Q1I5MzhlQmg4cXFxbm9DUElTYUVqYmdGWDdYQkR0dEhZM1JtWkcwSldEbjls?= =?utf-8?B?RTZQdkw2ZUoxQ3cvZk9BdjBGQUxRT2tIT2xySFgwMkkvNzRRMkRIcEdqeWt3?= =?utf-8?B?VUNtQklQZm9HeHRqQVJ2N0dXZ3pkYmdVVlltTkx0ZnhWZEFxTVFBYUJxbFFV?= =?utf-8?B?QmFTdkdyQ00vVGEyYXdPcnhtYUJwdVN5WW00d0lMRE04WTl1bG1rSTd1L1pZ?= =?utf-8?B?a0NNeGNmc0JzemJDc3NrRHhjc25ScStNcGRCUldUUmo0eFBRd0JIdXBlcGFt?= =?utf-8?B?UHhVSFo4YXdEV0ZtQ0NXWUlHOTlOckdiZjFoYVFhcGVaMTNRY281MHIrSXQ4?= =?utf-8?B?Q3JTS0xKWllXaER4ck1iQm9vK1I4YzI5WlVCTzk0T1Bubk4xQnpxeW5CNVpt?= =?utf-8?B?S2p6NlJ6M2JoMnVLUUs4UWhuZEdkWitCeGV2Ulk2akh1ZU9OQWVIcXlWM01h?= =?utf-8?B?M0Q2NzVDTVgzOUIwUEFxRDJ3b09FL290Z01BbEo5bmZwWTN3MHNrekFJSldt?= =?utf-8?B?NXE5azNQNnJvWHpINXFpMXBBQ1NVRkMySzZuNjFZVnJGZ3lXTmxwMVRKb0Zz?= =?utf-8?B?VE1kbEVKc3JpamJkNnE3cmZwY0tXaEp3cGRqT21qWFNvc1hPb2kxeDZVSmg4?= =?utf-8?B?dGp3MlJiK3hRK2htS2w2bGxVaDdVbDU2MWIyZFdMSVhyMzNxb1pmTlFuZWlm?= =?utf-8?B?QWV3QlpEUVNQU0wxVDkxY1pReWFBcmVLbHZ5cUdsRzhxajF3Q1hFcWJyMThG?= =?utf-8?B?S2lvSXJkVkFod0tkaU5iYlRKYUpySlpQWUJzbnVaejYxOW55dngvMUFCSlZK?= =?utf-8?B?aXFkNG9XOTNuVlJGbnVNa1VLUEQrbEY5MDR6azNNWVRqc1F6VlNxYmplSmpG?= =?utf-8?B?aXRvVlZzdVo4dzA2bDJYRTFLY084ZlpuUFdTeVcxK3hXVzl4UWoxK2J2c3NZ?= =?utf-8?B?YzRqSXQ5dzA1dWxwcEdkelBGSWtXTWxoQVJlQkJ5MjNOS2N2bGVxTzE4bHo2?= =?utf-8?B?M0F3c3ZTZzc1NmlWcUNONFRlcWVoR2pSWVNTS0g3M3FqbE1JeWFnSDFCQXlk?= =?utf-8?B?ZkhFamtMZWdVaDhRZytsdllLRlB3UENkeHhucmxGZzdvUmFxUHlOWmlZVlJz?= =?utf-8?B?NmVRUTQwUWU5d0FNUENvTVIybVMrRXlLdEtaK2xiWXJMT1VKWGtQOE0yZmtP?= =?utf-8?B?VXhaMHBReWtiSk9iOXFvRldoWnBCQjBqVEEzc3FFamxNZDllUjVyTEROZk9Z?= =?utf-8?B?K0thQUd0cndyckNTWWROTTFjMWpvQkhjY0t4bHJUMVpFSUZWempvQnJGTXhk?= =?utf-8?B?RUI4ejFUNE1OellZMnF0Qk5lcCtMVklOaTk4SU1rbUhqRWtRU3FzK0JDdklK?= =?utf-8?B?YUhNamVWRGpjVkpNdlltT1ZoYXltVFprNEFUV1hpL04vWDZ6em5pN2dBdzcv?= =?utf-8?B?azhtN1IyZG91QUZJaElrN3FIWlo1eFhHTlVtbElvaytlWldZT3ZGVHIvZTVZ?= =?utf-8?B?b01aZjVOSnNkSGpJa2xQcmU3bWtKRGJ2V1M0azVOc1VNc1lLaXFUWThxQUtr?= =?utf-8?B?UWRmellXd3dBdG16TzJjZDBiZ3lVTmgyVHNlTzQ2aERsWFoyYTZTRWx4THNG?= =?utf-8?Q?T0DTvAmrIZPyueC3Zk7S1uOzsT8/DpHjqBLvNyL?= MIME-Version: 1.0 X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: DBBPR04MB7930.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: ddf0f9db-9835-4a81-0830-08d9316fa5ed X-MS-Exchange-CrossTenant-originalarrivaltime: 17 Jun 2021 09:09:44.3167 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: I/zj6ayMm42ztXTMf0x7Tw4UVW2fam1+vrwYvL8UXxX9bj1CS0yuMkIhcn5oRn+YorzkZ7y1Dlls/+g2KYqvvA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB9PR04MB8315 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20210617_020948_977220_0EE8303D X-CRM114-Status: GOOD ( 24.52 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org > Subject: Re: [PATCH 09/11] dt-bindings: clock: Add imx8ulp clock support > > On Mon, Jun 07, 2021 at 04:39:19PM +0800, Jacky Bai wrote: > > Add the clock dt-binding file for i.MX8ULP. > > > > Signed-off-by: Jacky Bai > > --- > > .../bindings/clock/imx8ulp-clock.yaml | 72 +++++ > > include/dt-bindings/clock/imx8ulp-clock.h | 261 > ++++++++++++++++++ > > 2 files changed, 333 insertions(+) > > create mode 100644 > > Documentation/devicetree/bindings/clock/imx8ulp-clock.yaml > > create mode 100644 include/dt-bindings/clock/imx8ulp-clock.h > > > > diff --git > > a/Documentation/devicetree/bindings/clock/imx8ulp-clock.yaml > > b/Documentation/devicetree/bindings/clock/imx8ulp-clock.yaml > > new file mode 100644 > > index 000000000000..ffe7b713d4e7 > > --- /dev/null > > +++ b/Documentation/devicetree/bindings/clock/imx8ulp-clock.yaml > > @@ -0,0 +1,72 @@ > > +# SPDX-License-Identifier: GPL-2.0 > > Dual license new bindings. Ok, will fix it. BR ... > > + > > +title: NXP i.MX8ULP Clock Control Module Binding > > + > > +maintainers: > > + - Jacky Bai > > + > > +description: | > > + On i.MX8ULP, The clock sources generation, distribution and > > +management is > > + under the control of several CGCs & PCCs modules. The CGC modules > > +generate > > + and distribute clocks on the device. PCC modules control clock > > +selection, > > + optional division and clock gating mode for peripherals > > + > > +properties: > > + compatible: > > + enum: > > + - fsl,imx8ulp-cgc1 > > + - fsl,imx8ulp-cgc2 > > + - fsl,imx8ulp-pcc3 > > + - fsl,imx8ulp-pcc4 > > + - fsl,imx8ulp-pcc5 > > + > > + reg: > > + maxItems: 1 > > + > > + clocks: > > + description: > > + specify the external clocks used by the CGC module, the clocks > > + are rosc, sosc, frosc, lposc > > + maxItems: 4 > > + > > + clock-names: > > + description: > > + specify the external clocks names used by the CGC module. the > valid > > + clock names should rosc, sosc, frosc, lposc. > > + maxItems: 4 > > + > > + '#clock-cells': > > + const: 1 > > + description: > > + The clock consumer should specify the desired clock by having the > clock > > + ID in its "clocks" phandle cell. See > include/dt-bindings/clock/imx8ulp-clock.h > > + for the full list of i.MX8ULP clock IDs. > > + > > +required: > > + - compatible > > + - reg > > + - '#clock-cells' > > + > > +additionalProperties: false > > + > > +examples: > > + # Clock Control Module node: > > + - | > > + clock-controller@292c0000 { > > + compatible = "fsl,imx8ulp-cgc1"; > > + reg = <0x292c0000 0x10000>; > > + clocks = <&rosc>, <&sosc>, <&frosc>, <&lposc>; > > + clock-names = "rosc", "sosc", "frosc", "lposc"; > > + #clock-cells = <1>; > > + }; > > + > > + - | > > + clock-controller@292d0000 { > > + compatible = "fsl,imx8ulp-pcc3"; > > + reg = <0x292d0000 0x10000>; > > + #clock-cells = <1>; > > + }; > > diff --git a/include/dt-bindings/clock/imx8ulp-clock.h > > b/include/dt-bindings/clock/imx8ulp-clock.h > > new file mode 100644 > > index 000000000000..61518775f434 > > --- /dev/null > > +++ b/include/dt-bindings/clock/imx8ulp-clock.h > > @@ -0,0 +1,261 @@ > > +/* SPDX-License-Identifier: GPL-2.0 */ > > Dual license please. Ok, will fix it. BR Jacky Bai > > > +/* > > + * Copyright 2021 NXP > > + */ > > + > > +#ifndef __DT_BINDINGS_CLOCK_IMX8ULP_H #define > > +__DT_BINDINGS_CLOCK_IMX8ULP_H > > + > > +#define IMX8ULP_CLK_DUMMY 0 > > +#define IMX8ULP_CLK_ROSC 1 > > +#define IMX8ULP_CLK_FROSC 2 > > +#define IMX8ULP_CLK_LPOSC 3 > > +#define IMX8ULP_CLK_SOSC 4 > > + > > +/* CGC1 */ > > +#define IMX8ULP_CLK_SPLL2 5 > > +#define IMX8ULP_CLK_SPLL3 6 > > +#define IMX8ULP_CLK_A35_SEL 7 > > +#define IMX8ULP_CLK_A35_DIV 8 > > +#define IMX8ULP_CLK_SPLL2_PRE_SEL 9 > > +#define IMX8ULP_CLK_SPLL3_PRE_SEL 10 > > +#define IMX8ULP_CLK_SPLL3_PFD0 11 > > +#define IMX8ULP_CLK_SPLL3_PFD1 12 > > +#define IMX8ULP_CLK_SPLL3_PFD2 13 > > +#define IMX8ULP_CLK_SPLL3_PFD3 14 > > +#define IMX8ULP_CLK_SPLL3_PFD0_DIV1 15 > > +#define IMX8ULP_CLK_SPLL3_PFD0_DIV2 16 > > +#define IMX8ULP_CLK_SPLL3_PFD1_DIV1 17 > > +#define IMX8ULP_CLK_SPLL3_PFD1_DIV2 18 > > +#define IMX8ULP_CLK_SPLL3_PFD2_DIV1 19 > > +#define IMX8ULP_CLK_SPLL3_PFD2_DIV2 20 > > +#define IMX8ULP_CLK_SPLL3_PFD3_DIV1 21 > > +#define IMX8ULP_CLK_SPLL3_PFD3_DIV2 22 > > +#define IMX8ULP_CLK_NIC_SEL 23 > > +#define IMX8ULP_CLK_NIC_AD_DIVPLAT 24 > > +#define IMX8ULP_CLK_NIC_PER_DIVPLAT 25 > > +#define IMX8ULP_CLK_XBAR_SEL 26 > > +#define IMX8ULP_CLK_XBAR_AD_DIVPLAT 27 > > +#define IMX8ULP_CLK_XBAR_DIVBUS 28 > > +#define IMX8ULP_CLK_XBAR_AD_SLOW 29 > > +#define IMX8ULP_CLK_SOSC_DIV1 30 > > +#define IMX8ULP_CLK_SOSC_DIV2 31 > > +#define IMX8ULP_CLK_SOSC_DIV3 32 > > +#define IMX8ULP_CLK_FROSC_DIV1 33 > > +#define IMX8ULP_CLK_FROSC_DIV2 34 > > +#define IMX8ULP_CLK_FROSC_DIV3 35 > > +#define IMX8ULP_CLK_SPLL3_VCODIV 36 > > +#define IMX8ULP_CLK_SPLL3_PFD0_DIV1_GATE 37 > > +#define IMX8ULP_CLK_SPLL3_PFD0_DIV2_GATE 38 > > +#define IMX8ULP_CLK_SPLL3_PFD1_DIV1_GATE 39 > > +#define IMX8ULP_CLK_SPLL3_PFD1_DIV2_GATE 40 > > +#define IMX8ULP_CLK_SPLL3_PFD2_DIV1_GATE 41 > > +#define IMX8ULP_CLK_SPLL3_PFD2_DIV2_GATE 42 > > +#define IMX8ULP_CLK_SPLL3_PFD3_DIV1_GATE 43 > > +#define IMX8ULP_CLK_SPLL3_PFD3_DIV2_GATE 44 > > +#define IMX8ULP_CLK_SOSC_DIV1_GATE 45 > > +#define IMX8ULP_CLK_SOSC_DIV2_GATE 46 > > +#define IMX8ULP_CLK_SOSC_DIV3_GATE 47 > > +#define IMX8ULP_CLK_FROSC_DIV1_GATE 48 > > +#define IMX8ULP_CLK_FROSC_DIV2_GATE 49 > > +#define IMX8ULP_CLK_FROSC_DIV3_GATE 50 > > +#define IMX8ULP_CLK_SAI4_SEL 51 > > +#define IMX8ULP_CLK_SAI5_SEL 52 > > +#define IMX8ULP_CLK_AUD_CLK1 53 > > +#define IMX8ULP_CLK_ARM 54 > > +#define IMX8ULP_CLK_ENET_TS_SEL 55 > > + > > +#define IMX8ULP_CLK_CGC1_END 56 > > + > > +/* CGC2 */ > > +#define IMX8ULP_CLK_PLL4_PRE_SEL 0 > > +#define IMX8ULP_CLK_PLL4 1 > > +#define IMX8ULP_CLK_PLL4_VCODIV 2 > > +#define IMX8ULP_CLK_DDR_SEL 3 > > +#define IMX8ULP_CLK_DDR_DIV 4 > > +#define IMX8ULP_CLK_LPAV_AXI_SEL 5 > > +#define IMX8ULP_CLK_LPAV_AXI_DIV 6 > > +#define IMX8ULP_CLK_LPAV_AHB_DIV 7 > > +#define IMX8ULP_CLK_LPAV_BUS_DIV 8 > > +#define IMX8ULP_CLK_PLL4_PFD0 9 > > +#define IMX8ULP_CLK_PLL4_PFD1 10 > > +#define IMX8ULP_CLK_PLL4_PFD2 11 > > +#define IMX8ULP_CLK_PLL4_PFD3 12 > > +#define IMX8ULP_CLK_PLL4_PFD0_DIV1_GATE 13 > > +#define IMX8ULP_CLK_PLL4_PFD0_DIV2_GATE 14 > > +#define IMX8ULP_CLK_PLL4_PFD1_DIV1_GATE 15 > > +#define IMX8ULP_CLK_PLL4_PFD1_DIV2_GATE 16 > > +#define IMX8ULP_CLK_PLL4_PFD2_DIV1_GATE 17 > > +#define IMX8ULP_CLK_PLL4_PFD2_DIV2_GATE 18 > > +#define IMX8ULP_CLK_PLL4_PFD3_DIV1_GATE 19 > > +#define IMX8ULP_CLK_PLL4_PFD3_DIV2_GATE 20 > > +#define IMX8ULP_CLK_PLL4_PFD0_DIV1 21 > > +#define IMX8ULP_CLK_PLL4_PFD0_DIV2 22 > > +#define IMX8ULP_CLK_PLL4_PFD1_DIV1 23 > > +#define IMX8ULP_CLK_PLL4_PFD1_DIV2 24 > > +#define IMX8ULP_CLK_PLL4_PFD2_DIV1 25 > > +#define IMX8ULP_CLK_PLL4_PFD2_DIV2 26 > > +#define IMX8ULP_CLK_PLL4_PFD3_DIV1 27 > > +#define IMX8ULP_CLK_PLL4_PFD3_DIV2 28 > > +#define IMX8ULP_CLK_CGC2_SOSC_DIV1_GATE 29 > > +#define IMX8ULP_CLK_CGC2_SOSC_DIV2_GATE 30 > > +#define IMX8ULP_CLK_CGC2_SOSC_DIV3_GATE 31 > > +#define IMX8ULP_CLK_CGC2_SOSC_DIV1 32 > > +#define IMX8ULP_CLK_CGC2_SOSC_DIV2 33 > > +#define IMX8ULP_CLK_CGC2_SOSC_DIV3 34 > > +#define IMX8ULP_CLK_CGC2_FROSC_DIV1_GATE 35 > > +#define IMX8ULP_CLK_CGC2_FROSC_DIV2_GATE 36 > > +#define IMX8ULP_CLK_CGC2_FROSC_DIV3_GATE 37 > > +#define IMX8ULP_CLK_CGC2_FROSC_DIV1 38 > > +#define IMX8ULP_CLK_CGC2_FROSC_DIV2 39 > > +#define IMX8ULP_CLK_CGC2_FROSC_DIV3 40 > > +#define IMX8ULP_CLK_AUD_CLK2 41 > > +#define IMX8ULP_CLK_SAI6_SEL 42 > > +#define IMX8ULP_CLK_SAI7_SEL 43 > > +#define IMX8ULP_CLK_SPDIF_SEL 44 > > +#define IMX8ULP_CLK_HIFI_SEL 45 > > +#define IMX8ULP_CLK_HIFI_DIVCORE 46 > > +#define IMX8ULP_CLK_HIFI_DIVPLAT 47 > > +#define IMX8ULP_CLK_DSI_PHY_REF 48 > > + > > +#define IMX8ULP_CLK_CGC2_END 49 > > + > > +/* PCC3 */ > > +#define IMX8ULP_CLK_WDOG3 0 > > +#define IMX8ULP_CLK_WDOG4 1 > > +#define IMX8ULP_CLK_LPIT1 2 > > +#define IMX8ULP_CLK_TPM4 3 > > +#define IMX8ULP_CLK_TPM5 4 > > +#define IMX8ULP_CLK_FLEXIO1 5 > > +#define IMX8ULP_CLK_I3C2 6 > > +#define IMX8ULP_CLK_LPI2C4 7 > > +#define IMX8ULP_CLK_LPI2C5 8 > > +#define IMX8ULP_CLK_LPUART4 9 > > +#define IMX8ULP_CLK_LPUART5 10 > > +#define IMX8ULP_CLK_LPSPI4 11 > > +#define IMX8ULP_CLK_LPSPI5 12 > > +#define IMX8ULP_CLK_DMA1_MP 13 > > +#define IMX8ULP_CLK_DMA1_CH0 14 > > +#define IMX8ULP_CLK_DMA1_CH1 15 > > +#define IMX8ULP_CLK_DMA1_CH2 16 > > +#define IMX8ULP_CLK_DMA1_CH3 17 > > +#define IMX8ULP_CLK_DMA1_CH4 18 > > +#define IMX8ULP_CLK_DMA1_CH5 19 > > +#define IMX8ULP_CLK_DMA1_CH6 20 > > +#define IMX8ULP_CLK_DMA1_CH7 21 > > +#define IMX8ULP_CLK_DMA1_CH8 22 > > +#define IMX8ULP_CLK_DMA1_CH9 23 > > +#define IMX8ULP_CLK_DMA1_CH10 24 > > +#define IMX8ULP_CLK_DMA1_CH11 25 > > +#define IMX8ULP_CLK_DMA1_CH12 26 > > +#define IMX8ULP_CLK_DMA1_CH13 27 > > +#define IMX8ULP_CLK_DMA1_CH14 28 > > +#define IMX8ULP_CLK_DMA1_CH15 29 > > +#define IMX8ULP_CLK_DMA1_CH16 30 > > +#define IMX8ULP_CLK_DMA1_CH17 31 > > +#define IMX8ULP_CLK_DMA1_CH18 32 > > +#define IMX8ULP_CLK_DMA1_CH19 33 > > +#define IMX8ULP_CLK_DMA1_CH20 34 > > +#define IMX8ULP_CLK_DMA1_CH21 35 > > +#define IMX8ULP_CLK_DMA1_CH22 36 > > +#define IMX8ULP_CLK_DMA1_CH23 37 > > +#define IMX8ULP_CLK_DMA1_CH24 38 > > +#define IMX8ULP_CLK_DMA1_CH25 39 > > +#define IMX8ULP_CLK_DMA1_CH26 40 > > +#define IMX8ULP_CLK_DMA1_CH27 41 > > +#define IMX8ULP_CLK_DMA1_CH28 42 > > +#define IMX8ULP_CLK_DMA1_CH29 43 > > +#define IMX8ULP_CLK_DMA1_CH30 44 > > +#define IMX8ULP_CLK_DMA1_CH31 45 > > +#define IMX8ULP_CLK_MU3_A 46 > > + > > +#define IMX8ULP_CLK_PCC3_END 47 > > + > > +/* PCC4 */ > > +#define IMX8ULP_CLK_FLEXSPI2 0 > > +#define IMX8ULP_CLK_TPM6 1 > > +#define IMX8ULP_CLK_TPM7 2 > > +#define IMX8ULP_CLK_LPI2C6 3 > > +#define IMX8ULP_CLK_LPI2C7 4 > > +#define IMX8ULP_CLK_LPUART6 5 > > +#define IMX8ULP_CLK_LPUART7 6 > > +#define IMX8ULP_CLK_SAI4 7 > > +#define IMX8ULP_CLK_SAI5 8 > > +#define IMX8ULP_CLK_PCTLE 9 > > +#define IMX8ULP_CLK_PCTLF 10 > > +#define IMX8ULP_CLK_USDHC0 11 > > +#define IMX8ULP_CLK_USDHC1 12 > > +#define IMX8ULP_CLK_USDHC2 13 > > +#define IMX8ULP_CLK_USB0 14 > > +#define IMX8ULP_CLK_USB0_PHY 15 > > +#define IMX8ULP_CLK_USB1 16 > > +#define IMX8ULP_CLK_USB1_PHY 17 > > +#define IMX8ULP_CLK_USB_XBAR 18 > > +#define IMX8ULP_CLK_ENET 19 > > +#define IMX8ULP_CLK_SFA1 20 > > +#define IMX8ULP_CLK_RGPIOE 21 > > +#define IMX8ULP_CLK_RGPIOF 22 > > + > > +#define IMX8ULP_CLK_PCC4_END 23 > > + > > +/* PCC5 */ > > +#define IMX8ULP_CLK_TPM8 0 > > +#define IMX8ULP_CLK_SAI6 1 > > +#define IMX8ULP_CLK_SAI7 2 > > +#define IMX8ULP_CLK_SPDIF 3 > > +#define IMX8ULP_CLK_ISI 4 > > +#define IMX8ULP_CLK_CSI_REGS 5 > > +#define IMX8ULP_CLK_PCTLD 6 > > +#define IMX8ULP_CLK_CSI 7 > > +#define IMX8ULP_CLK_DSI 8 > > +#define IMX8ULP_CLK_WDOG5 9 > > +#define IMX8ULP_CLK_EPDC 10 > > +#define IMX8ULP_CLK_PXP 11 > > +#define IMX8ULP_CLK_SFA2 12 > > +#define IMX8ULP_CLK_GPU2D 13 > > +#define IMX8ULP_CLK_GPU3D 14 > > +#define IMX8ULP_CLK_DC_NANO 15 > > +#define IMX8ULP_CLK_CSI_CLK_UI 16 > > +#define IMX8ULP_CLK_CSI_CLK_ESC 17 > > +#define IMX8ULP_CLK_RGPIOD 18 > > +#define IMX8ULP_CLK_DMA2_MP 19 > > +#define IMX8ULP_CLK_DMA2_CH0 20 > > +#define IMX8ULP_CLK_DMA2_CH1 21 > > +#define IMX8ULP_CLK_DMA2_CH2 22 > > +#define IMX8ULP_CLK_DMA2_CH3 23 > > +#define IMX8ULP_CLK_DMA2_CH4 24 > > +#define IMX8ULP_CLK_DMA2_CH5 25 > > +#define IMX8ULP_CLK_DMA2_CH6 26 > > +#define IMX8ULP_CLK_DMA2_CH7 27 > > +#define IMX8ULP_CLK_DMA2_CH8 28 > > +#define IMX8ULP_CLK_DMA2_CH9 29 > > +#define IMX8ULP_CLK_DMA2_CH10 30 > > +#define IMX8ULP_CLK_DMA2_CH11 31 > > +#define IMX8ULP_CLK_DMA2_CH12 32 > > +#define IMX8ULP_CLK_DMA2_CH13 33 > > +#define IMX8ULP_CLK_DMA2_CH14 34 > > +#define IMX8ULP_CLK_DMA2_CH15 35 > > +#define IMX8ULP_CLK_DMA2_CH16 36 > > +#define IMX8ULP_CLK_DMA2_CH17 37 > > +#define IMX8ULP_CLK_DMA2_CH18 38 > > +#define IMX8ULP_CLK_DMA2_CH19 39 > > +#define IMX8ULP_CLK_DMA2_CH20 40 > > +#define IMX8ULP_CLK_DMA2_CH21 41 > > +#define IMX8ULP_CLK_DMA2_CH22 42 > > +#define IMX8ULP_CLK_DMA2_CH23 43 > > +#define IMX8ULP_CLK_DMA2_CH24 44 > > +#define IMX8ULP_CLK_DMA2_CH25 45 > > +#define IMX8ULP_CLK_DMA2_CH26 46 > > +#define IMX8ULP_CLK_DMA2_CH27 47 > > +#define IMX8ULP_CLK_DMA2_CH28 48 > > +#define IMX8ULP_CLK_DMA2_CH29 49 > > +#define IMX8ULP_CLK_DMA2_CH30 50 > > +#define IMX8ULP_CLK_DMA2_CH31 51 > > +#define IMX8ULP_CLK_MU2_B 52 > > +#define IMX8ULP_CLK_MU3_B 53 > > +#define IMX8ULP_CLK_AVD_SIM 54 > > +#define IMX8ULP_CLK_DSI_TX_ESC 55 > > + > > +#define IMX8ULP_CLK_PCC5_END 56 > > + > > +#endif > > -- > > 2.26.2 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel