From: Robin Murphy <robin.murphy@arm.com>
To: will@kernel.org
Cc: gregory.clement@bootlin.com, iommu@lists.linux-foundation.org,
bjorn.andersson@linaro.org, linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH 00/15] Arm SMMU refactoring
Date: Fri, 9 Aug 2019 18:11:12 +0100 [thread overview]
Message-ID: <92ded198-4bee-2440-0f31-da590c9bf0d2@arm.com> (raw)
In-Reply-To: <cover.1565369764.git.robin.murphy@arm.com>
...and of course I had to forget someone's cc - sorry Jordan! :(
Robin.
On 09/08/2019 18:07, Robin Murphy wrote:
> Hi all,
>
> This is a big refactoring of arm-smmu in order to help cope with the
> various divergent implementation details currently flying around. So
> far we've been accruing various quirks and errata workarounds within
> the main flow of the driver, but given that it's written to an
> architecture rather than any particular hardware implementation, after
> a point these start to become increasingly invasive and potentially
> conflict with each other.
>
> These patches clean up the existing quirks handled by the driver to
> lay a foundation on which we can continue to add more in a maintainable
> fashion. The idea is that major vendor customisations can then be kept
> in arm-smmu-<vendor>.c implementation files out of each others' way.
>
> A branch is available at:
>
> git://linux-arm.org/linux-rm iommu/smmu-impl
>
> which I'll probably keep tweaking until I'm happy with the names of
> things; I just didn't want to delay this initial posting any lomnger.
>
> Robin.
>
>
> Robin Murphy (15):
> iommu/arm-smmu: Convert GR0 registers to bitfields
> iommu/arm-smmu: Convert GR1 registers to bitfields
> iommu/arm-smmu: Convert context bank registers to bitfields
> iommu/arm-smmu: Rework cb_base handling
> iommu/arm-smmu: Split arm_smmu_tlb_inv_range_nosync()
> iommu/arm-smmu: Get rid of weird "atomic" write
> iommu/arm-smmu: Abstract GR1 accesses
> iommu/arm-smmu: Abstract context bank accesses
> iommu/arm-smmu: Abstract GR0 accesses
> iommu/arm-smmu: Rename arm-smmu-regs.h
> iommu/arm-smmu: Add implementation infrastructure
> iommu/arm-smmu: Move Secure access quirk to implementation
> iommu/arm-smmu: Add configuration implementation hook
> iommu/arm-smmu: Add reset implementation hook
> iommu/arm-smmu: Add context init implementation hook
>
> MAINTAINERS | 3 +-
> drivers/iommu/Makefile | 2 +-
> drivers/iommu/arm-smmu-impl.c | 165 ++++++++++
> drivers/iommu/arm-smmu-regs.h | 210 -------------
> drivers/iommu/arm-smmu.c | 570 +++++++++++-----------------------
> drivers/iommu/arm-smmu.h | 386 +++++++++++++++++++++++
> drivers/iommu/qcom_iommu.c | 15 +-
> 7 files changed, 743 insertions(+), 608 deletions(-)
> create mode 100644 drivers/iommu/arm-smmu-impl.c
> delete mode 100644 drivers/iommu/arm-smmu-regs.h
> create mode 100644 drivers/iommu/arm-smmu.h
>
_______________________________________________
iommu mailing list
iommu@lists.linux-foundation.org
https://lists.linuxfoundation.org/mailman/listinfo/iommu
next prev parent reply other threads:[~2019-08-09 17:11 UTC|newest]
Thread overview: 30+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-08-09 17:07 [PATCH 00/15] Arm SMMU refactoring Robin Murphy
2019-08-09 17:07 ` [PATCH 01/15] iommu/arm-smmu: Convert GR0 registers to bitfields Robin Murphy
2019-08-14 17:20 ` Will Deacon
2019-08-14 17:35 ` Robin Murphy
2019-08-09 17:07 ` [PATCH 02/15] iommu/arm-smmu: Convert GR1 " Robin Murphy
2019-08-09 17:07 ` [PATCH 03/15] iommu/arm-smmu: Convert context bank " Robin Murphy
2019-08-09 17:07 ` [PATCH 04/15] iommu/arm-smmu: Rework cb_base handling Robin Murphy
2019-08-14 18:05 ` Will Deacon
2019-08-15 11:14 ` Robin Murphy
2019-08-09 17:07 ` [PATCH 05/15] iommu/arm-smmu: Split arm_smmu_tlb_inv_range_nosync() Robin Murphy
2019-08-15 10:56 ` Will Deacon
2019-08-15 11:22 ` Robin Murphy
2019-08-09 17:07 ` [PATCH 06/15] iommu/arm-smmu: Get rid of weird "atomic" write Robin Murphy
2019-08-09 17:07 ` [PATCH 07/15] iommu/arm-smmu: Abstract GR1 accesses Robin Murphy
2019-08-09 17:07 ` [PATCH 08/15] iommu/arm-smmu: Abstract context bank accesses Robin Murphy
2019-08-15 10:56 ` Will Deacon
2019-08-15 11:41 ` Robin Murphy
2019-08-09 17:07 ` [PATCH 09/15] iommu/arm-smmu: Abstract GR0 accesses Robin Murphy
2019-08-09 17:07 ` [PATCH 10/15] iommu/arm-smmu: Rename arm-smmu-regs.h Robin Murphy
2019-08-09 17:07 ` [PATCH 11/15] iommu/arm-smmu: Add implementation infrastructure Robin Murphy
2019-08-09 17:07 ` [PATCH 12/15] iommu/arm-smmu: Move Secure access quirk to implementation Robin Murphy
2019-08-09 17:07 ` [PATCH 13/15] iommu/arm-smmu: Add configuration implementation hook Robin Murphy
2019-08-09 17:07 ` [PATCH 14/15] iommu/arm-smmu: Add reset " Robin Murphy
2019-08-09 17:07 ` [PATCH 15/15] iommu/arm-smmu: Add context init " Robin Murphy
2019-08-13 19:11 ` Krishna Reddy
2019-08-15 10:56 ` Will Deacon
2019-08-15 12:09 ` Robin Murphy
2019-08-15 15:09 ` Jordan Crouse
2019-08-09 17:11 ` Robin Murphy [this message]
2019-08-15 10:55 ` [PATCH 00/15] Arm SMMU refactoring Will Deacon
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=92ded198-4bee-2440-0f31-da590c9bf0d2@arm.com \
--to=robin.murphy@arm.com \
--cc=bjorn.andersson@linaro.org \
--cc=gregory.clement@bootlin.com \
--cc=iommu@lists.linux-foundation.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).