From: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
To: Kishon Vijay Abraham I <kishon@ti.com>
Cc: Murali Karicheri <m-karicheri2@ti.com>,
Andrew Murray <amurray@thegoodpenguin.co.uk>,
Bjorn Helgaas <bhelgaas@google.com>,
Gustavo Pimentel <gustavo.pimentel@synopsys.com>,
linux-pci@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, Xiaowei Bao <xiaowei.bao@nxp.com>
Subject: Re: [PATCH v2 0/3] PCIe: Endpoint: Redesign MSI-X support
Date: Mon, 16 Mar 2020 15:40:23 +0000 [thread overview]
Message-ID: <20200316154023.GA8550@e121166-lin.cambridge.arm.com> (raw)
In-Reply-To: <20200225081703.8857-1-kishon@ti.com>
On Tue, Feb 25, 2020 at 01:47:00PM +0530, Kishon Vijay Abraham I wrote:
> Existing MSI-X support in Endpoint core has limitations:
> 1) MSIX table (which is mapped to a BAR) is not allocated by
> anyone. Ideally this should be allocated by endpoint
> function driver.
> 2) Endpoint controller can choose any random BARs for MSIX
> table (irrespective of whether the endpoint function driver
> has allocated memory for it or not)
>
> In order to avoid these limitations, pci_epc_set_msix() is
> modified to include BAR Indicator register (BIR) configuration
> and MSIX table offset as arguments. This series also fixed MSIX
> support in dwc driver and add MSI-X support in Cadence PCIe driver.
>
> Changes from v1:
> *) Removed Cadence MSI-X support from the series
> *) Fixed nits pointed out by Bjorn
>
> Kishon Vijay Abraham I (3):
> PCI: endpoint: Fix ->set_msix() to take BIR and offset as arguments
> PCI: dwc: Fix dw_pcie_ep_raise_msix_irq() to get correct MSI-X table
> address
> PCI: keystone: Allow AM654 PCIe Endpoint to raise MSI-X interrupt
>
> drivers/pci/controller/dwc/pci-keystone.c | 5 +-
> .../pci/controller/dwc/pcie-designware-ep.c | 61 +++++++++----------
> drivers/pci/controller/dwc/pcie-designware.h | 1 +
> drivers/pci/endpoint/functions/pci-epf-test.c | 31 ++++++++--
> drivers/pci/endpoint/pci-epc-core.c | 7 ++-
> drivers/pci/endpoint/pci-epf-core.c | 2 +
> include/linux/pci-epc.h | 6 +-
> include/linux/pci-epf.h | 15 +++++
> 8 files changed, 86 insertions(+), 42 deletions(-)
I have applied it to pci/endpoint for v5.7, thanks.
Lorenzo
prev parent reply other threads:[~2020-03-16 15:40 UTC|newest]
Thread overview: 5+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-02-25 8:17 [PATCH v2 0/3] PCIe: Endpoint: Redesign MSI-X support Kishon Vijay Abraham I
2020-02-25 8:17 ` [PATCH v2 1/3] PCI: endpoint: Fix ->set_msix() to take BIR and offset as arguments Kishon Vijay Abraham I
2020-02-25 8:17 ` [PATCH v2 2/3] PCI: dwc: Fix dw_pcie_ep_raise_msix_irq() to get correct MSI-X table address Kishon Vijay Abraham I
2020-02-25 8:17 ` [PATCH v2 3/3] PCI: keystone: Allow AM654 PCIe Endpoint to raise MSI-X interrupt Kishon Vijay Abraham I
2020-03-16 15:40 ` Lorenzo Pieralisi [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200316154023.GA8550@e121166-lin.cambridge.arm.com \
--to=lorenzo.pieralisi@arm.com \
--cc=amurray@thegoodpenguin.co.uk \
--cc=bhelgaas@google.com \
--cc=gustavo.pimentel@synopsys.com \
--cc=kishon@ti.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=m-karicheri2@ti.com \
--cc=xiaowei.bao@nxp.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).