From: Conor Dooley <conor@kernel.org>
To: soc@kernel.org
Cc: conor@kernel.org, palmer@dabbelt.com, arnd@arndb.de,
linux-riscv@lists.infradead.org, soc@kernel.org
Subject: [GIT PULL] RISC-V Devicetrees for v6.5 Part 2
Date: Tue, 20 Jun 2023 15:39:26 +0100 [thread overview]
Message-ID: <20230620-fidelity-variety-60b47c889e31@spud> (raw)
[-- Attachment #1.1: Type: text/plain, Size: 3820 bytes --]
Hey Arnd,
Please pull a second part, if it is not too late for v6.5.
This lot is based on top of v6.4-rc2, because Randy & Linus did a rejig
of the MAINTAINERS file. As a result, the diff below includes what was
in the previous PR. Wasn't sure if there was a request-pull incantation
to exclude what was in PR #1 (I guess I'd have to do a local merge of my
first PR & then use that as the base for the request-pull command?)
If not too late, please pull :)
Cheers,
Conor.
The following changes since commit f1fcbaa18b28dec10281551dfe6ed3a3ed80e3d6:
Linux 6.4-rc2 (2023-05-14 12:51:40 -0700)
are available in the Git repository at:
https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux.git/ tags/riscv-dt-for-v6.5-pt2
for you to fetch changes up to 2bd9e07140ae7b22b5d049b1dde0449b2f2a28f8:
riscv: dts: sort makefile entries by directory (2023-06-19 07:59:36 +0100)
----------------------------------------------------------------
RISC-V Devicetrees for v6.5 Part 2
T-Head:
Add a basic dtsi, Kconfig bits & trivial binding additions for the T-Head
1520 SoC (codename "light"). This SoC can be found on the Lichee Pi 4a,
for which a minimal dts is added.
Misc:
Re-sort the dts Makefile to be in alphanumerical order by directory.
Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
----------------------------------------------------------------
Conor Dooley (3):
MAINTAINERS: exclude maintained subdirs in RISC-V misc DT entry
Merge patch series "Add Sipeed Lichee Pi 4A RISC-V board support"
riscv: dts: sort makefile entries by directory
Geert Uytterhoeven (2):
dt-bindings: timer: sifive,clint: Clean up compatible value section
dt-bindings: interrupt-controller: sifive,plic: Sort compatible values
Jisheng Zhang (8):
dt-bindings: interrupt-controller: Add T-HEAD's TH1520 PLIC
dt-bindings: timer: Add T-HEAD TH1520 clint
dt-bindings: riscv: Add T-HEAD TH1520 board compatibles
riscv: Add the T-HEAD SoC family Kconfig option
riscv: dts: add initial T-HEAD TH1520 SoC device tree
riscv: dts: thead: add sipeed Lichee Pi 4A board device tree
MAINTAINERS: add entry for T-HEAD RISC-V SoC
riscv: defconfig: enable T-HEAD SoC
Mason Huo (2):
riscv: dts: starfive: Enable axp15060 pmic for cpufreq
riscv: dts: starfive: Add cpu scaling for JH7110 SoC
Walker Chen (1):
riscv: dts: starfive: Add PMU controller node
Xingyu Wu (2):
riscv: dts: starfive: jh7100: Add watchdog node
riscv: dts: starfive: jh7110: Add watchdog node
.../interrupt-controller/sifive,plic-1.0.0.yaml | 3 +-
Documentation/devicetree/bindings/riscv/thead.yaml | 29 ++
.../devicetree/bindings/timer/sifive,clint.yaml | 22 +-
MAINTAINERS | 10 +
arch/riscv/Kconfig.socs | 6 +
arch/riscv/boot/dts/Makefile | 5 +-
arch/riscv/boot/dts/starfive/jh7100.dtsi | 10 +
.../dts/starfive/jh7110-starfive-visionfive-2.dtsi | 33 ++
arch/riscv/boot/dts/starfive/jh7110.dtsi | 50 +++
arch/riscv/boot/dts/thead/Makefile | 2 +
.../boot/dts/thead/th1520-lichee-module-4a.dtsi | 38 ++
arch/riscv/boot/dts/thead/th1520-lichee-pi-4a.dts | 32 ++
arch/riscv/boot/dts/thead/th1520.dtsi | 422 +++++++++++++++++++++
arch/riscv/configs/defconfig | 1 +
14 files changed, 647 insertions(+), 16 deletions(-)
create mode 100644 Documentation/devicetree/bindings/riscv/thead.yaml
create mode 100644 arch/riscv/boot/dts/thead/Makefile
create mode 100644 arch/riscv/boot/dts/thead/th1520-lichee-module-4a.dtsi
create mode 100644 arch/riscv/boot/dts/thead/th1520-lichee-pi-4a.dts
create mode 100644 arch/riscv/boot/dts/thead/th1520.dtsi
[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 228 bytes --]
[-- Attachment #2: Type: text/plain, Size: 161 bytes --]
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
reply other threads:[~2023-06-20 14:39 UTC|newest]
Thread overview: [no followups] expand[flat|nested] mbox.gz Atom feed
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230620-fidelity-variety-60b47c889e31@spud \
--to=conor@kernel.org \
--cc=arnd@arndb.de \
--cc=linux-riscv@lists.infradead.org \
--cc=palmer@dabbelt.com \
--cc=soc@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).