From: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
To: Chuanjia Liu <chuanjia.liu@mediatek.com>,
matthias.bgg@gmail.com, bhelgaas@google.com, robh+dt@kernel.org
Cc: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>,
linux-pci@vger.kernel.org, linux-mediatek@lists.infradead.org,
devicetree@vger.kernel.org, yong.wu@mediatek.com,
linux-kernel@vger.kernel.org, ryder.lee@mediatek.com,
Frank Wunderlich <frank-w@public-files.de>,
linux-arm-kernel@lists.infradead.org, jianjun.wang@mediatek.com
Subject: Re: [PATCH v11 0/4] PCI: mediatek: Spilt PCIe node to comply with hardware design
Date: Fri, 6 Aug 2021 10:39:54 +0100 [thread overview]
Message-ID: <162824274659.11010.3812952145024175369.b4-ty@arm.com> (raw)
In-Reply-To: <20210719073456.28666-1-chuanjia.liu@mediatek.com>
On Mon, 19 Jul 2021 15:34:52 +0800, Chuanjia Liu wrote:
> There are two independent PCIe controllers in MT2712 and MT7622 platform.
> Each of them should contain an independent MSI domain.
>
> In old dts architecture, MSI domain will be inherited from the root bridge,
> and all of the devices will share the same MSI domain.Hence that,
> the PCIe devices will not work properly if the irq number
> which required is more than 32.
>
> [...]
Applied patches 1-2 to pci/mediatek (we don't merge dts changes), thanks!
[1/2] dt-bindings: PCI: mediatek: Update the Device tree bindings
https://git.kernel.org/lpieralisi/pci/c/9c23251640
[2/2] PCI: mediatek: Add new method to get shared pcie-cfg base address and parse node
https://git.kernel.org/lpieralisi/pci/c/302e503e08
Thanks,
Lorenzo
next prev parent reply other threads:[~2021-08-06 9:40 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-07-19 7:34 [PATCH v11 0/4] PCI: mediatek: Spilt PCIe node to comply with hardware design Chuanjia Liu
2021-07-19 7:34 ` [PATCH v11 1/4] dt-bindings: PCI: mediatek: Update the Device tree bindings Chuanjia Liu
2021-07-19 22:47 ` Rob Herring
2021-07-20 2:07 ` Chuanjia Liu
2021-07-20 16:26 ` Rob Herring
2021-07-23 7:17 ` Chuanjia Liu
2021-07-19 7:34 ` [PATCH v11 2/4] PCI: mediatek: Add new method to get shared pcie-cfg base address and parse node Chuanjia Liu
2021-07-20 2:59 ` Chuanjia Liu
2021-08-03 22:18 ` Rob Herring
2021-08-06 7:37 ` Chuanjia Liu (柳传嘉)
2021-08-02 7:07 ` Chuanjia Liu
2021-08-10 19:42 ` Bjorn Helgaas
2021-08-13 15:22 ` Lorenzo Pieralisi
2021-08-17 11:18 ` Chuanjia Liu (柳传嘉)
2021-07-19 7:34 ` [PATCH v11 3/4] arm64: dts: mediatek: Split PCIe node for MT2712 and MT7622 Chuanjia Liu
2021-07-19 7:34 ` [PATCH v11 4/4] ARM: dts: mediatek: Update MT7629 PCIe node for new format Chuanjia Liu
2021-08-06 9:39 ` Lorenzo Pieralisi [this message]
2021-08-08 4:50 ` [PATCH v11 0/4] PCI: mediatek: Spilt PCIe node to comply with hardware design Chuanjia Liu (柳传嘉)
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=162824274659.11010.3812952145024175369.b4-ty@arm.com \
--to=lorenzo.pieralisi@arm.com \
--cc=bhelgaas@google.com \
--cc=chuanjia.liu@mediatek.com \
--cc=devicetree@vger.kernel.org \
--cc=frank-w@public-files.de \
--cc=jianjun.wang@mediatek.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=linux-pci@vger.kernel.org \
--cc=matthias.bgg@gmail.com \
--cc=robh+dt@kernel.org \
--cc=ryder.lee@mediatek.com \
--cc=yong.wu@mediatek.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).