From: Niklas Cassel <niklas.cassel@axis.com>
To: arm@kernel.org, Jesper Nilsson <jespern@axis.com>,
Lars Persson <larper@axis.com>, Niklas Cassel <niklass@axis.com>,
Rob Herring <robh+dt@kernel.org>,
Mark Rutland <mark.rutland@arm.com>,
Russell King <linux@armlinux.org.uk>
Cc: linux-arm-kernel@axis.com, devicetree@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org
Subject: [PATCH v2 1/8] ARM: dts: artpec: disable Accelerator Coherency Port
Date: Wed, 21 Feb 2018 09:59:53 +0100 [thread overview]
Message-ID: <20180221090000.18091-2-niklas.cassel@axis.com> (raw)
In-Reply-To: <20180221090000.18091-1-niklas.cassel@axis.com>
Accesses via 0x80000000 go through the ACP instead of using the DDR
directly.
Unfortunately the ACP has proven to be the cause of complete system
hangs. Disabling the ACP makes these problems go away.
Signed-off-by: Niklas Cassel <niklas.cassel@axis.com>
---
arch/arm/boot/dts/artpec6.dtsi | 3 +--
1 file changed, 1 insertion(+), 2 deletions(-)
diff --git a/arch/arm/boot/dts/artpec6.dtsi b/arch/arm/boot/dts/artpec6.dtsi
index 2ed11773048d..d9776a97d8ff 100644
--- a/arch/arm/boot/dts/artpec6.dtsi
+++ b/arch/arm/boot/dts/artpec6.dtsi
@@ -185,8 +185,7 @@
#address-cells = <0x1>;
#size-cells = <0x1>;
ranges;
- dma-ranges = <0x80000000 0x00000000 0x40000000>;
- dma-coherent;
+ dma-ranges;
ethernet: ethernet@f8010000 {
clock-names = "phy_ref_clk", "apb_pclk";
--
2.14.2
next prev parent reply other threads:[~2018-02-21 9:02 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-02-21 8:59 [PATCH v2 0/8] ARTPEC-6 ARM SoC device tree updates Niklas Cassel
2018-02-21 8:59 ` Niklas Cassel [this message]
2018-02-21 8:59 ` [PATCH v2 2/8] ARM: dts: artpec: use 1 GiB RAM Niklas Cassel
2018-02-21 8:59 ` [PATCH v2 3/8] ARM: dts: artpec: remove 0x prefix from clkctrl unit address Niklas Cassel
2018-02-21 8:59 ` [PATCH v2 4/8] ARM: dts: artpec: migrate ethernet to stmmac binding Niklas Cassel
2018-02-21 8:59 ` [PATCH v2 5/8] ARM: dts: artpec: add and utilize artpec6 pin controller Niklas Cassel
2018-02-21 8:59 ` [PATCH v2 6/8] ARM: dts: artpec: add and utilize nbpfaxi DMA controllers Niklas Cassel
2018-02-21 8:59 ` [PATCH v2 7/8] ARM: dts: artpec: add disabled node for PCIe endpoint mode Niklas Cassel
2018-02-21 9:00 ` [PATCH v2 8/8] ARM: dts: artpec: add node for hardware crypto accelerator Niklas Cassel
2018-03-06 16:45 ` [PATCH v2 0/8] ARTPEC-6 ARM SoC device tree updates Arnd Bergmann
2018-03-07 14:40 ` Niklas Cassel
2018-03-07 14:48 ` Arnd Bergmann
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180221090000.18091-2-niklas.cassel@axis.com \
--to=niklas.cassel@axis.com \
--cc=arm@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=jespern@axis.com \
--cc=larper@axis.com \
--cc=linux-arm-kernel@axis.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux@armlinux.org.uk \
--cc=mark.rutland@arm.com \
--cc=niklass@axis.com \
--cc=robh+dt@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).