From: Alexandre Belloni <alexandre.belloni@bootlin.com>
To: "David S . Miller" <davem@davemloft.net>
Cc: Allan Nielsen <Allan.Nielsen@microsemi.com>,
razvan.stefanescu@nxp.com, po.liu@nxp.com,
Thomas Petazzoni <thomas.petazzoni@bootlin.com>,
Andrew Lunn <andrew@lunn.ch>,
Florian Fainelli <f.fainelli@gmail.com>,
netdev@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-mips@linux-mips.org,
Alexandre Belloni <alexandre.belloni@bootlin.com>
Subject: [PATCH net-next v3 1/7] dt-bindings: net: add DT bindings for Microsemi MIIM
Date: Mon, 14 May 2018 22:04:54 +0200 [thread overview]
Message-ID: <20180514200500.2953-2-alexandre.belloni@bootlin.com> (raw)
In-Reply-To: <20180514200500.2953-1-alexandre.belloni@bootlin.com>
DT bindings for the Microsemi MII Management Controller found on Microsemi
SoCs
Reviewed-by: Florian Fainelli <f.fainelli@gmail.com>
Reviewed-by: Rob Herring <robh@kernel.org>
Signed-off-by: Alexandre Belloni <alexandre.belloni@bootlin.com>
---
.../devicetree/bindings/net/mscc-miim.txt | 26 +++++++++++++++++++
1 file changed, 26 insertions(+)
create mode 100644 Documentation/devicetree/bindings/net/mscc-miim.txt
diff --git a/Documentation/devicetree/bindings/net/mscc-miim.txt b/Documentation/devicetree/bindings/net/mscc-miim.txt
new file mode 100644
index 000000000000..7104679cf59d
--- /dev/null
+++ b/Documentation/devicetree/bindings/net/mscc-miim.txt
@@ -0,0 +1,26 @@
+Microsemi MII Management Controller (MIIM) / MDIO
+=================================================
+
+Properties:
+- compatible: must be "mscc,ocelot-miim"
+- reg: The base address of the MDIO bus controller register bank. Optionally, a
+ second register bank can be defined if there is an associated reset register
+ for internal PHYs
+- #address-cells: Must be <1>.
+- #size-cells: Must be <0>. MDIO addresses have no size component.
+- interrupts: interrupt specifier (refer to the interrupt binding)
+
+Typically an MDIO bus might have several children.
+
+Example:
+ mdio@107009c {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ compatible = "mscc,ocelot-miim";
+ reg = <0x107009c 0x36>, <0x10700f0 0x8>;
+ interrupts = <14>;
+
+ phy0: ethernet-phy@0 {
+ reg = <0>;
+ };
+ };
--
2.17.0
next prev parent reply other threads:[~2018-05-14 20:05 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-05-14 20:04 [PATCH net-next v3 0/7] Microsemi Ocelot Ethernet switch support Alexandre Belloni
2018-05-14 20:04 ` Alexandre Belloni [this message]
2018-05-14 20:47 ` [PATCH net-next v3 1/7] dt-bindings: net: add DT bindings for Microsemi MIIM Andrew Lunn
2018-05-14 20:04 ` [PATCH net-next v3 2/7] net: phy: mscc-miim: Add MDIO driver Alexandre Belloni
2018-05-14 20:52 ` Florian Fainelli
2018-05-14 20:04 ` [PATCH net-next v3 3/7] dt-bindings: net: add DT bindings for Microsemi Ocelot Switch Alexandre Belloni
2018-05-14 20:49 ` Andrew Lunn
2018-05-14 20:53 ` Florian Fainelli
2018-05-14 20:04 ` [PATCH net-next v3 4/7] net: mscc: Add initial Ocelot switch support Alexandre Belloni
2018-05-14 20:56 ` Andrew Lunn
2018-05-14 20:04 ` [PATCH net-next v3 5/7] MIPS: mscc: Add switch to ocelot Alexandre Belloni
2018-05-14 20:49 ` Andrew Lunn
2018-05-14 20:54 ` Florian Fainelli
2018-05-14 20:04 ` [PATCH net-next v3 6/7] MIPS: mscc: connect phys to ports on ocelot_pcb123 Alexandre Belloni
2018-05-14 20:50 ` Andrew Lunn
2018-05-14 20:54 ` Florian Fainelli
2018-05-14 20:05 ` [PATCH net-next v3 7/7] MAINTAINERS: Add entry for Microsemi Ethernet switches Alexandre Belloni
2018-05-14 20:51 ` Andrew Lunn
2018-05-14 20:58 ` [PATCH net-next v3 0/7] Microsemi Ocelot Ethernet switch support Andrew Lunn
2018-05-14 21:47 ` James Hogan
2018-05-16 11:26 ` Alexandre Belloni
2018-05-15 20:45 ` David Miller
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180514200500.2953-2-alexandre.belloni@bootlin.com \
--to=alexandre.belloni@bootlin.com \
--cc=Allan.Nielsen@microsemi.com \
--cc=andrew@lunn.ch \
--cc=davem@davemloft.net \
--cc=f.fainelli@gmail.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mips@linux-mips.org \
--cc=netdev@vger.kernel.org \
--cc=po.liu@nxp.com \
--cc=razvan.stefanescu@nxp.com \
--cc=thomas.petazzoni@bootlin.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).