From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-16.4 required=3.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,INCLUDES_CR_TRAILER,INCLUDES_PATCH, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 0638CC433F5 for ; Sun, 5 Sep 2021 04:18:33 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id D86BC60F9F for ; Sun, 5 Sep 2021 04:18:32 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233872AbhIEETd (ORCPT ); Sun, 5 Sep 2021 00:19:33 -0400 Received: from mail.kernel.org ([198.145.29.99]:34676 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231785AbhIEETc (ORCPT ); Sun, 5 Sep 2021 00:19:32 -0400 Received: by mail.kernel.org (Postfix) with ESMTPSA id 77E836103C; Sun, 5 Sep 2021 04:18:29 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1630815509; bh=hILamdUxAScAanWUq9dM9vg/cWHDnGZEiyiKkUJl9g4=; h=References:In-Reply-To:From:Date:Subject:To:Cc:From; b=tmZMQa+nwkbHtU6/6zmn2ClmmhDgxFNLclrztOmm1y5TsjbK3vdWV3trieA+hFI54 2pVs0EPg4lHhsNWC8KCW5uHjPTSrzcxN6FaYa/aW5+oaoYbcdBZhqKTGD2tuJgr/8O sLGFJwSupP4j/ZO6a3ffhgfUiDVEIjvSaznm/leYQpsMrPwypWGRcu9QpyJyoYR+td ZUKuE2Q6CPoIV/t4tywRkKMcddeNVP6Zmy4O014hzggPrUox4Yn/0rRIvt7zTAzsxd mShAFNcH0lF/pUJc1S9XVLsPuEQ2q7iNjcN2Geb3jeLaQAmY7veAQphD9h+HpxWvfp DoYoo3ZxejBVg== Received: by mail-ed1-f43.google.com with SMTP id z19so4607208edi.9; Sat, 04 Sep 2021 21:18:29 -0700 (PDT) X-Gm-Message-State: AOAM532oJSTpPLdZuLX7VrjurPrbjfWoTX5W9qy1uBMsvOzSiLe9OBPN bwqrvze+uSYIzKKPoq1zOoxv1ncmBAqnPSbkVQ== X-Google-Smtp-Source: ABdhPJyhdyVAnNA0Mv4NieZnYZWl2o+UnL75b6sLcTvXxKX77z04lVP3xY3uwzh8aNDQCHuVhS+3EYQvEM8c/7Oj8dY= X-Received: by 2002:a50:bb0f:: with SMTP id y15mr1727649ede.159.1630815507961; Sat, 04 Sep 2021 21:18:27 -0700 (PDT) MIME-Version: 1.0 References: <20210825144833.7757-1-jason-jh.lin@mediatek.com> <20210825144833.7757-10-jason-jh.lin@mediatek.com> In-Reply-To: <20210825144833.7757-10-jason-jh.lin@mediatek.com> From: Chun-Kuang Hu Date: Sun, 5 Sep 2021 12:18:16 +0800 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [PATCH v9 09/14] drm/mediatek: remove unused define in mtk_drm_ddp_comp.c To: "jason-jh.lin" Cc: Rob Herring , Matthias Brugger , Chun-Kuang Hu , Philipp Zabel , Enric Balletbo i Serra , Frank Wunderlich , David Airlie , Daniel Vetter , Fabien Parent , Hsin-Yi Wang , fshao@chromium.org, Yongqiang Niu , Jitao shi , Nancy Lin , singo.chang@mediatek.com, DTML , Linux ARM , "moderated list:ARM/Mediatek SoC support" , linux-kernel , DRI Development Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, Jason: jason-jh.lin =E6=96=BC 2021=E5=B9=B48=E6=9C=882= 5=E6=97=A5 =E9=80=B1=E4=B8=89 =E4=B8=8B=E5=8D=8810:48=E5=AF=AB=E9=81=93=EF= =BC=9A > > Remove the unsed define in mtk_drm_ddp_comp.c Reviewed-by: Chun-Kuang Hu > > Signed-off-by: jason-jh.lin > --- > rebase on [1] series > [1] drm/mediatek: Separate aal module > - https://patchwork.kernel.org/project/linux-mediatek/list/?series=3D5164= 63 > --- > drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c | 10 ---------- > 1 file changed, 10 deletions(-) > > diff --git a/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c b/drivers/gpu/dr= m/mediatek/mtk_drm_ddp_comp.c > index 99cbf44463e4..484080a0defa 100644 > --- a/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c > +++ b/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c > @@ -21,8 +21,6 @@ > #include "mtk_drm_crtc.h" > > #define DISP_OD_EN 0x0000 > -#define DISP_OD_INTEN 0x0008 > -#define DISP_OD_INTSTA 0x000c > #define DISP_OD_CFG 0x0020 > #define DISP_OD_SIZE 0x0030 > #define DISP_DITHER_5 0x0114 > @@ -39,26 +37,18 @@ > #define DITHER_ENGINE_EN BIT(1) > #define DISP_DITHER_SIZE 0x0030 > > -#define LUT_10BIT_MASK 0x03ff > - > #define OD_RELAYMODE BIT(0) > > #define UFO_BYPASS BIT(2) > > #define DISP_DITHERING BIT(2) > #define DITHER_LSB_ERR_SHIFT_R(x) (((x) & 0x7) << 28) > -#define DITHER_OVFLW_BIT_R(x) (((x) & 0x7) << 24) > #define DITHER_ADD_LSHIFT_R(x) (((x) & 0x7) << 20) > -#define DITHER_ADD_RSHIFT_R(x) (((x) & 0x7) << 16) > #define DITHER_NEW_BIT_MODE BIT(0) > #define DITHER_LSB_ERR_SHIFT_B(x) (((x) & 0x7) << 28) > -#define DITHER_OVFLW_BIT_B(x) (((x) & 0x7) << 24) > #define DITHER_ADD_LSHIFT_B(x) (((x) & 0x7) << 20) > -#define DITHER_ADD_RSHIFT_B(x) (((x) & 0x7) << 16) > #define DITHER_LSB_ERR_SHIFT_G(x) (((x) & 0x7) << 12) > -#define DITHER_OVFLW_BIT_G(x) (((x) & 0x7) << 8) > #define DITHER_ADD_LSHIFT_G(x) (((x) & 0x7) << 4) > -#define DITHER_ADD_RSHIFT_G(x) (((x) & 0x7) << 0) > > struct mtk_ddp_comp_dev { > struct clk *clk; > -- > 2.18.0 >