From: Greg KH <gregkh@linuxfoundation.org>
To: Thierry Reding <thierry.reding@gmail.com>
Cc: kishon@ti.com, mturquette@baylibre.com, sboyd@kernel.org,
JC Kuo <jckuo@nvidia.com>,
robh@kernel.org, jonathanh@nvidia.com,
linux-tegra@vger.kernel.org, linux-usb@vger.kernel.org,
linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,
nkristam@nvidia.com, linux-clk@vger.kernel.org
Subject: Re: [PATCH v7 00/14] Tegra XHCI controller ELPG support
Date: Fri, 5 Feb 2021 17:22:29 +0100 [thread overview]
Message-ID: <YB1wxazg/QpRSJz6@kroah.com> (raw)
In-Reply-To: <YB1vGTt0ufzsYBgo@ulmo>
On Fri, Feb 05, 2021 at 05:15:21PM +0100, Thierry Reding wrote:
> On Wed, Jan 20, 2021 at 03:34:00PM +0800, JC Kuo wrote:
> > Tegra XHCI controler can be placed in ELPG (Engine Level PowerGated)
> > state for power saving when all of the connected USB devices are in
> > suspended state. This patch series includes clk, phy and pmc changes
> > that are required for properly place controller in ELPG and bring
> > controller out of ELPG.
> >
> > JC Kuo (14):
> > clk: tegra: Add PLLE HW power sequencer control
> > clk: tegra: Don't enable PLLE HW sequencer at init
> > phy: tegra: xusb: Move usb3 port init for Tegra210
> > phy: tegra: xusb: Rearrange UPHY init on Tegra210
> > phy: tegra: xusb: Add Tegra210 lane_iddq operation
> > phy: tegra: xusb: Add sleepwalk and suspend/resume
> > soc/tegra: pmc: Provide USB sleepwalk register map
> > arm64: tegra210: XUSB PADCTL add "nvidia,pmc" prop
> > dt-bindings: phy: tegra-xusb: Add nvidia,pmc prop
> > phy: tegra: xusb: Add wake/sleepwalk for Tegra210
> > phy: tegra: xusb: Tegra210 host mode VBUS control
> > phy: tegra: xusb: Add wake/sleepwalk for Tegra186
> > usb: host: xhci-tegra: Unlink power domain devices
> > xhci: tegra: Enable ELPG for runtime/system PM
> >
> > .../phy/nvidia,tegra124-xusb-padctl.txt | 1 +
> > arch/arm64/boot/dts/nvidia/tegra210.dtsi | 1 +
> > drivers/clk/tegra/clk-pll.c | 12 -
> > drivers/clk/tegra/clk-tegra210.c | 53 +-
> > drivers/phy/tegra/xusb-tegra186.c | 558 ++++-
> > drivers/phy/tegra/xusb-tegra210.c | 1889 +++++++++++++----
> > drivers/phy/tegra/xusb.c | 92 +-
> > drivers/phy/tegra/xusb.h | 22 +-
> > drivers/soc/tegra/pmc.c | 94 +
> > drivers/usb/host/xhci-tegra.c | 613 ++++--
> > include/linux/clk/tegra.h | 4 +-
> > include/linux/phy/tegra/xusb.h | 10 +-
> > 12 files changed, 2784 insertions(+), 565 deletions(-)
> >
> > v5 "phy: tegra: xusb: tegra210: Do not reset UPHY PLL" is moved
> > into v6 "phy: tegra: xusb: Rearrange UPHY init on Tegra210"
>
> Mike, Stephen,
>
> could you guys take a look at the two clk patches here and give an
> Acked-by? There's build-time dependencies throughout the series, so it'd
> be good if they can all go through either the PHY or USB trees.
>
> Kishon, Greg,
>
> any comments on these patches? Unfortunately, the USB patches in this
> series have a build-time dependency on the PHY patches, so this should
> all go through one tree. Since this all culminates in the XHCI driver,
> merging this through the USB tree might be best, provided that Kishon
> provides his Acked-by on the PHY patches.
>
> Alternatively, I can create a set of branches with the correct
> dependencies and send out pull requests for the three subsystems if
> that's preferrable.
I have no objection for the usb patches to go through your tree as they
are hardware-specific.
thanks,
greg k-h
next prev parent reply other threads:[~2021-02-05 20:33 UTC|newest]
Thread overview: 26+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-01-20 7:34 [PATCH v7 00/14] Tegra XHCI controller ELPG support JC Kuo
2021-01-20 7:34 ` [PATCH v7 01/14] clk: tegra: Add PLLE HW power sequencer control JC Kuo
2021-02-08 19:28 ` Stephen Boyd
2021-01-20 7:34 ` [PATCH v7 02/14] clk: tegra: Don't enable PLLE HW sequencer at init JC Kuo
2021-02-08 19:28 ` Stephen Boyd
2021-01-20 7:34 ` [PATCH v7 03/14] phy: tegra: xusb: Move usb3 port init for Tegra210 JC Kuo
2021-01-20 7:34 ` [PATCH v7 04/14] phy: tegra: xusb: Rearrange UPHY init on Tegra210 JC Kuo
2021-01-20 7:34 ` [PATCH v7 05/14] phy: tegra: xusb: Add Tegra210 lane_iddq operation JC Kuo
2021-01-20 7:34 ` [PATCH v7 06/14] phy: tegra: xusb: Add sleepwalk and suspend/resume JC Kuo
2021-01-20 7:34 ` [PATCH v7 07/14] soc/tegra: pmc: Provide USB sleepwalk register map JC Kuo
2021-01-20 7:34 ` [PATCH v7 08/14] arm64: tegra210: XUSB PADCTL add "nvidia,pmc" prop JC Kuo
2021-01-20 17:35 ` Thierry Reding
2021-01-20 7:34 ` [PATCH v7 09/14] dt-bindings: phy: tegra-xusb: Add nvidia,pmc prop JC Kuo
2021-01-20 17:32 ` Thierry Reding
2021-01-20 7:34 ` [PATCH v7 10/14] phy: tegra: xusb: Add wake/sleepwalk for Tegra210 JC Kuo
2021-01-20 7:34 ` [PATCH v7 11/14] phy: tegra: xusb: Tegra210 host mode VBUS control JC Kuo
2021-01-20 7:34 ` [PATCH v7 12/14] phy: tegra: xusb: Add wake/sleepwalk for Tegra186 JC Kuo
2021-01-20 7:34 ` [PATCH v7 13/14] usb: host: xhci-tegra: Unlink power domain devices JC Kuo
2021-01-20 7:34 ` [PATCH v7 14/14] xhci: tegra: Enable ELPG for runtime/system PM JC Kuo
2021-02-05 16:15 ` [PATCH v7 00/14] Tegra XHCI controller ELPG support Thierry Reding
2021-02-05 16:22 ` Greg KH [this message]
2021-03-24 12:39 ` Thierry Reding
2021-03-24 13:32 ` Thierry Reding
2021-03-25 6:15 ` Vinod Koul
2021-03-25 14:00 ` Thierry Reding
2021-03-25 14:05 ` Vinod Koul
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=YB1wxazg/QpRSJz6@kroah.com \
--to=gregkh@linuxfoundation.org \
--cc=devicetree@vger.kernel.org \
--cc=jckuo@nvidia.com \
--cc=jonathanh@nvidia.com \
--cc=kishon@ti.com \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-tegra@vger.kernel.org \
--cc=linux-usb@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=nkristam@nvidia.com \
--cc=robh@kernel.org \
--cc=sboyd@kernel.org \
--cc=thierry.reding@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).