linux-kernel.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
From: Michal Simek <michal.simek@xilinx.com>
To: linux-kernel@vger.kernel.org, monstr@monstr.eu,
	michal.simek@xilinx.com, git@xilinx.com,
	Viresh Kumar <viresh.kumar@linaro.org>
Cc: Krzysztof Kozlowski <krzk@kernel.org>,
	Michael Walle <michael@walle.cc>,
	Rob Herring <robh+dt@kernel.org>,
	devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org
Subject: [PATCH 30/31] arm64: zynqmp: Add support for zcu102-rev1.1 board
Date: Wed,  9 Jun 2021 13:45:06 +0200	[thread overview]
Message-ID: <c95908defbf60026b20030c9b7696724bd4077c7.1623239033.git.michal.simek@xilinx.com> (raw)
In-Reply-To: <cover.1623239033.git.michal.simek@xilinx.com>

zcu102 rev1.1 compare to rev1.0 is using by default different DDR memory
which requires different configuration. The reason for adding this file to
Linux kernel is that U-Boot fdtfile variable is composed based on board
revision (in eeprom) and dtb file should exist in standard distibutions for
passing it to Linux kernel.

Signed-off-by: Michal Simek <michal.simek@xilinx.com>
---

 Documentation/devicetree/bindings/arm/xilinx.yaml |  1 +
 arch/arm64/boot/dts/xilinx/Makefile               |  1 +
 .../boot/dts/xilinx/zynqmp-zcu102-rev1.1.dts      | 15 +++++++++++++++
 3 files changed, 17 insertions(+)
 create mode 100644 arch/arm64/boot/dts/xilinx/zynqmp-zcu102-rev1.1.dts

diff --git a/Documentation/devicetree/bindings/arm/xilinx.yaml b/Documentation/devicetree/bindings/arm/xilinx.yaml
index f52c7e8ce654..a0b1ae6e3e71 100644
--- a/Documentation/devicetree/bindings/arm/xilinx.yaml
+++ b/Documentation/devicetree/bindings/arm/xilinx.yaml
@@ -87,6 +87,7 @@ properties:
               - xlnx,zynqmp-zcu102-revA
               - xlnx,zynqmp-zcu102-revB
               - xlnx,zynqmp-zcu102-rev1.0
+              - xlnx,zynqmp-zcu102-rev1.1
           - const: xlnx,zynqmp-zcu102
           - const: xlnx,zynqmp
 
diff --git a/arch/arm64/boot/dts/xilinx/Makefile b/arch/arm64/boot/dts/xilinx/Makefile
index 11fb4fd3ebd4..083ed52337fd 100644
--- a/arch/arm64/boot/dts/xilinx/Makefile
+++ b/arch/arm64/boot/dts/xilinx/Makefile
@@ -12,6 +12,7 @@ dtb-$(CONFIG_ARCH_ZYNQMP) += zynqmp-zcu100-revC.dtb
 dtb-$(CONFIG_ARCH_ZYNQMP) += zynqmp-zcu102-revA.dtb
 dtb-$(CONFIG_ARCH_ZYNQMP) += zynqmp-zcu102-revB.dtb
 dtb-$(CONFIG_ARCH_ZYNQMP) += zynqmp-zcu102-rev1.0.dtb
+dtb-$(CONFIG_ARCH_ZYNQMP) += zynqmp-zcu102-rev1.1.dtb
 dtb-$(CONFIG_ARCH_ZYNQMP) += zynqmp-zcu104-revA.dtb
 dtb-$(CONFIG_ARCH_ZYNQMP) += zynqmp-zcu104-revC.dtb
 dtb-$(CONFIG_ARCH_ZYNQMP) += zynqmp-zcu106-revA.dtb
diff --git a/arch/arm64/boot/dts/xilinx/zynqmp-zcu102-rev1.1.dts b/arch/arm64/boot/dts/xilinx/zynqmp-zcu102-rev1.1.dts
new file mode 100644
index 000000000000..b6798394fcf4
--- /dev/null
+++ b/arch/arm64/boot/dts/xilinx/zynqmp-zcu102-rev1.1.dts
@@ -0,0 +1,15 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * dts file for Xilinx ZynqMP ZCU102 Rev1.1
+ *
+ * (C) Copyright 2016 - 2020, Xilinx, Inc.
+ *
+ * Michal Simek <michal.simek@xilinx.com>
+ */
+
+#include "zynqmp-zcu102-rev1.0.dts"
+
+/ {
+	model = "ZynqMP ZCU102 Rev1.1";
+	compatible = "xlnx,zynqmp-zcu102-rev1.1", "xlnx,zynqmp-zcu102", "xlnx,zynqmp";
+};
-- 
2.31.1


  parent reply	other threads:[~2021-06-09 11:48 UTC|newest]

Thread overview: 37+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-06-09 11:44 [PATCH 00/31] arm64: zynqmp: Extend board description Michal Simek
2021-06-09 11:44 ` [PATCH 01/31] arm64: zynqmp: Disable CCI by default Michal Simek
2021-06-09 11:44 ` [PATCH 02/31] arm64: zynqmp: Do not duplicate flash partition label property Michal Simek
2021-06-09 11:44 ` [PATCH 03/31] arm64: zynqmp: Enable fpd_dma for zcu104 platforms Michal Simek
2021-06-09 11:44 ` [PATCH 04/31] arm64: zynqmp: Fix irps5401 device nodes Michal Simek
2021-06-09 11:44 ` [PATCH 05/31] arm64: zynqmp: Add pinctrl description for all boards Michal Simek
2021-06-09 11:44 ` [PATCH 06/31] arm64: zynqmp: Correct zcu111 psgtr description Michal Simek
2021-06-09 11:44 ` [PATCH 07/31] arm64: zynqmp: Wire psgtr for zc1751-xm015 Michal Simek
2021-06-09 11:44 ` [PATCH 08/31] arm64: zynqmp: Correct psgtr description for zcu100-revC Michal Simek
2021-06-09 11:44 ` [PATCH 09/31] arm64: zynqmp: Add phy description for usb3.0 Michal Simek
2021-06-09 11:44 ` [PATCH 10/31] arm64: zynqmp: Disable WP on zcu111 Michal Simek
2021-06-09 11:44 ` [PATCH 11/31] arm64: zynqmp: Add missing SMID for pcie to zynqmp.dtsi Michal Simek
2021-06-09 11:44 ` [PATCH 12/31] arm64: zynqmp: Add missing mio-bank properties to dc1 and dc5 Michal Simek
2021-06-09 11:44 ` [PATCH 13/31] arm64: zynqmp: Wire DP and DPDMA for dc1/dc4 Michal Simek
2021-06-09 11:44 ` [PATCH 14/31] arm64: zynqmp: Enable nand driver for dc2 and dc3 Michal Simek
2021-06-09 11:44 ` [PATCH 15/31] arm64: zynqmp: Remove additional newline Michal Simek
2021-06-09 11:44 ` [PATCH 16/31] arm64: zynqmp: Move clock node to zynqmp-clk-ccf.dtsi Michal Simek
2021-06-09 11:44 ` [PATCH 17/31] arm64: zynqmp: Add nvmem alises for eeproms Michal Simek
2021-06-09 11:44 ` [PATCH 18/31] arm64: zynqmp: List reset property for ethernet phy Michal Simek
2021-06-09 11:44 ` [PATCH 19/31] arm64: zynqmp: Add reset-on-timeout to all boards and modify default timeout value Michal Simek
2021-06-09 11:44 ` [PATCH 20/31] arm64: zynqmp: Remove can aliases from zc1751 Michal Simek
2021-06-09 11:44 ` [PATCH 21/31] arm64: zynqmp: Move DP nodes to the end of file on zcu106 Michal Simek
2021-06-10  1:35   ` Laurent Pinchart
2021-06-09 11:44 ` [PATCH 22/31] arm64: zynqmp: Add note about UHS mode on some boards Michal Simek
2021-06-09 11:44 ` [PATCH 23/31] arm64: zynqmp: Update rtc calibration value Michal Simek
2021-06-09 11:45 ` [PATCH 24/31] arm64: zynqmp: Remove information about dma clock on zcu106 Michal Simek
2021-06-09 11:45 ` [PATCH 25/31] arm64: zynqmp: Wire qspi on multiple boards Michal Simek
2021-06-10  4:08   ` quanyang.wang
     [not found]     ` <d8d3f8e9-d59d-be12-05dd-5fa9b64cfcbe@xilinx.com>
2021-06-16 11:15       ` quanyang.wang
2021-06-09 11:45 ` [PATCH 26/31] arm64: zynqmp: Move rtc to different location on zcu104-revA Michal Simek
2021-06-09 11:45 ` [PATCH 27/31] arm64: zynqmp: Add reset description for sata Michal Simek
2021-06-09 11:45 ` [PATCH 28/31] arm64: zynqmp: Sync psgtr node location with zcu104-revA Michal Simek
2021-06-09 11:45 ` [PATCH 29/31] arm64: zynqmp: Remove description for 8T49N287 and si5382 chips Michal Simek
2021-06-09 11:45 ` Michal Simek [this message]
2021-06-09 11:45 ` [PATCH 31/31] arm64: zynqmp: Add support for Xilinx Kria SOM board Michal Simek
2021-06-09 12:04   ` Geert Uytterhoeven
2021-06-09 12:19     ` Michal Simek

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=c95908defbf60026b20030c9b7696724bd4077c7.1623239033.git.michal.simek@xilinx.com \
    --to=michal.simek@xilinx.com \
    --cc=devicetree@vger.kernel.org \
    --cc=git@xilinx.com \
    --cc=krzk@kernel.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=michael@walle.cc \
    --cc=monstr@monstr.eu \
    --cc=robh+dt@kernel.org \
    --cc=viresh.kumar@linaro.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).