From: Havard Skinnemoen <hskinnemoen@google.com>
To: peter.maydell@linaro.org
Cc: qemu-arm@nongnu.org, qemu-devel@nongnu.org,
Avi.Fishman@nuvoton.com, kfting@nuvoton.com,
Havard Skinnemoen <hskinnemoen@google.com>
Subject: [PATCH 0/6] Add Nuvoton NPCM730/NPCM750 SoCs and two BMC machines
Date: Thu, 21 May 2020 12:21:27 -0700 [thread overview]
Message-ID: <20200521192133.127559-1-hskinnemoen@google.com> (raw)
This patch series models enough of the Nuvoton NPCM730 and NPCM750 SoCs to boot
a minimal Linux kernel. This includes device models for:
- Global Configuration Registers
- Clock Control
- Timers
These modules, along with the existing Cortex A9 CPU cores and built-in
peripherals, are integrated into a NPCM730 or NPCM750 SoC, which in turn form
the foundation for the quanta-gsj and npcm750-evb machines, respectively. The
two SoCs are very similar; the only difference is that NPCM730 is missing some
peripherals that NPCM750 has, and which are not considered essential for
datacenter use (e.g. graphics controllers). For more information, see
https://www.nuvoton.com/products/cloud-computing/ibmc/
Both quanta-gsj and npcm750-evb correspond to real boards supported by OpenBMC.
While this initial series uses a stripped-down kernel for testing, future
series will be tested using OpenBMC images built from public sources. I'm
currently putting the finishing touches on flash controller support, which is
necessary to boot a full OpenBMC image, and will be enabled by the next series.
The patches in this series were developed by Google and reviewed by Nuvoton. We
will be maintaining the machine and peripheral support together.
The data sheet for these SoCs is not generally available. Please let me know if
more comments are needed to understand the device behavior.
Thanks for reviewing,
Havard
Havard Skinnemoen (6):
npcm7xx: Add config symbol
hw/misc: Add NPCM7xx System Global Control Registers device model
hw/misc: Add NPCM7xx Clock Controller device model
hw/timer: Add NPCM7xx Timer device model
hw/arm: Add NPCM730 and NPCM750 SoC models
hw/arm: Add two NPCM7xx-based machines
MAINTAINERS | 12 +
default-configs/arm-softmmu.mak | 1 +
hw/arm/Kconfig | 8 +
hw/arm/Makefile.objs | 1 +
hw/arm/npcm7xx.c | 328 +++++++++++++++++++++++
hw/arm/npcm7xx_boards.c | 108 ++++++++
hw/misc/Makefile.objs | 2 +
hw/misc/npcm7xx_clk.c | 210 +++++++++++++++
hw/misc/npcm7xx_gcr.c | 160 +++++++++++
hw/misc/trace-events | 8 +
hw/timer/Makefile.objs | 1 +
hw/timer/npcm7xx_timer.c | 437 +++++++++++++++++++++++++++++++
hw/timer/trace-events | 5 +
include/hw/arm/npcm7xx.h | 98 +++++++
include/hw/misc/npcm7xx_clk.h | 65 +++++
include/hw/misc/npcm7xx_gcr.h | 74 ++++++
include/hw/timer/npcm7xx_timer.h | 95 +++++++
17 files changed, 1613 insertions(+)
create mode 100644 hw/arm/npcm7xx.c
create mode 100644 hw/arm/npcm7xx_boards.c
create mode 100644 hw/misc/npcm7xx_clk.c
create mode 100644 hw/misc/npcm7xx_gcr.c
create mode 100644 hw/timer/npcm7xx_timer.c
create mode 100644 include/hw/arm/npcm7xx.h
create mode 100644 include/hw/misc/npcm7xx_clk.h
create mode 100644 include/hw/misc/npcm7xx_gcr.h
create mode 100644 include/hw/timer/npcm7xx_timer.h
--
2.27.0.rc0.183.gde8f92d652-goog
next reply other threads:[~2020-05-21 20:38 UTC|newest]
Thread overview: 28+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-05-21 19:21 Havard Skinnemoen [this message]
2020-05-21 19:21 ` [PATCH 1/6] npcm7xx: Add config symbol Havard Skinnemoen
2020-06-09 1:36 ` Joel Stanley
2020-05-21 19:21 ` [PATCH 2/6] hw/misc: Add NPCM7xx System Global Control Registers device model Havard Skinnemoen
2020-06-09 1:36 ` Joel Stanley
2020-06-09 7:24 ` Cédric Le Goater
2020-05-21 19:21 ` [PATCH 3/6] hw/misc: Add NPCM7xx Clock Controller " Havard Skinnemoen
2020-06-09 1:36 ` Joel Stanley
2020-06-09 7:24 ` Cédric Le Goater
2020-05-21 19:21 ` [PATCH 4/6] hw/timer: Add NPCM7xx Timer " Havard Skinnemoen
2020-06-09 1:36 ` Joel Stanley
2020-05-21 19:21 ` [PATCH 5/6] hw/arm: Add NPCM730 and NPCM750 SoC models Havard Skinnemoen
2020-06-09 1:36 ` Joel Stanley
2020-06-09 7:24 ` Cédric Le Goater
2020-06-09 23:06 ` Havard Skinnemoen
2020-06-11 6:12 ` Cédric Le Goater
2020-06-11 9:38 ` Peter Maydell
2020-06-17 15:24 ` Cédric Le Goater
2020-05-21 19:21 ` [PATCH 6/6] hw/arm: Add two NPCM7xx-based machines Havard Skinnemoen
2020-06-09 1:36 ` Joel Stanley
2020-06-09 7:24 ` Cédric Le Goater
2020-05-22 4:57 ` [PATCH 0/6] Add Nuvoton NPCM730/NPCM750 SoCs and two BMC machines no-reply
2020-06-08 22:14 ` Havard Skinnemoen
2020-06-09 1:39 ` Joel Stanley
2020-06-09 16:36 ` Havard Skinnemoen
2020-06-09 7:31 ` Cédric Le Goater
2020-06-09 9:38 ` Peter Maydell
2020-06-09 16:30 ` Havard Skinnemoen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200521192133.127559-1-hskinnemoen@google.com \
--to=hskinnemoen@google.com \
--cc=Avi.Fishman@nuvoton.com \
--cc=kfting@nuvoton.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).