From: Beata Michalska <beata.michalska@linaro.org>
To: Andrew Jones <drjones@redhat.com>
Cc: Peter Maydell <peter.maydell@linaro.org>,
QEMU Developers <qemu-devel@nongnu.org>,
Christoffer Dall <Christoffer.Dall@arm.com>,
qemu-arm <qemu-arm@nongnu.org>,
Paolo Bonzini <pbonzini@redhat.com>,
kvmarm@lists.cs.columbia.edu
Subject: Re: [PATCH v4 2/2] target/arm: kvm: Handle potential issue with dabt injection
Date: Tue, 7 Apr 2020 12:31:09 +0100 [thread overview]
Message-ID: <CADSWDzuVZscP6sMctrc28vhuLmWC7urW+PzdP+ncD5OdHhjvWg@mail.gmail.com> (raw)
In-Reply-To: <20200403084435.zvfewiivn7orsnll@kamzik.brq.redhat.com>
[-- Attachment #1: Type: text/plain, Size: 7540 bytes --]
On Fri, 3 Apr 2020 at 09:44, Andrew Jones <drjones@redhat.com> wrote:
>
> On Mon, Mar 23, 2020 at 11:32:27AM +0000, Beata Michalska wrote:
> > Injecting external data abort through KVM might trigger
> > an issue on kernels that do not get updated to include the KVM fix.
> > For those and aarch32 guests, the injected abort gets misconfigured
> > to be an implementation defined exception. This leads to the guest
> > repeatedly re-running the faulting instruction.
> >
> > Add support for handling that case.
> > [
> > Fixed-by: 018f22f95e8a
> > ('KVM: arm: Fix DFSR setting for non-LPAE aarch32 guests')
> > Fixed-by: 21aecdbd7f3a
> > ('KVM: arm: Make inject_abt32() inject an external abort instead')
> > ]
> >
> > Signed-off-by: Beata Michalska <beata.michalska@linaro.org>
> > ---
> > target/arm/cpu.h | 1 +
> > target/arm/kvm.c | 30 +++++++++++++++++++++++++++++-
> > target/arm/kvm32.c | 25 +++++++++++++++++++++++++
> > target/arm/kvm64.c | 34 ++++++++++++++++++++++++++++++++++
> > target/arm/kvm_arm.h | 10 ++++++++++
> > 5 files changed, 99 insertions(+), 1 deletion(-)
> >
> > diff --git a/target/arm/cpu.h b/target/arm/cpu.h
> > index 4f834c1..868afc6 100644
> > --- a/target/arm/cpu.h
> > +++ b/target/arm/cpu.h
> > @@ -561,6 +561,7 @@ typedef struct CPUARMState {
> > } serror;
> >
> > uint8_t ext_dabt_pending; /* Request for injecting ext DABT */
> > + uint8_t ext_dabt_raised; /* Tracking/verifying injection of ext
DABT */
> >
> > /* State of our input IRQ/FIQ/VIRQ/VFIQ lines */
> > uint32_t irq_line_state;
> > diff --git a/target/arm/kvm.c b/target/arm/kvm.c
> > index c088589..58ad734 100644
> > --- a/target/arm/kvm.c
> > +++ b/target/arm/kvm.c
> > @@ -721,7 +721,12 @@ int kvm_put_vcpu_events(ARMCPU *cpu)
> > ret = kvm_vcpu_ioctl(CPU(cpu), KVM_SET_VCPU_EVENTS, &events);
> > if (ret) {
> > error_report("failed to put vcpu events");
> > - } else {
> > + } else if (env->ext_dabt_pending) {
> > + /*
> > + * Mark that the external DABT has been injected,
> > + * if one has been requested
> > + */
> > + env->ext_dabt_raised = env->ext_dabt_pending;
> > /* Clear instantly if the call was successful */
> > env->ext_dabt_pending = 0;
> > }
> > @@ -755,6 +760,29 @@ int kvm_get_vcpu_events(ARMCPU *cpu)
> >
> > void kvm_arch_pre_run(CPUState *cs, struct kvm_run *run)
> > {
> > + ARMCPU *cpu = ARM_CPU(cs);
> > + CPUARMState *env = &cpu->env;
> > +
> > + if (unlikely(env->ext_dabt_raised)) {
> > + /*
> > + * Verifying that the ext DABT has been properly injected,
> > + * otherwise risking indefinitely re-running the faulting
instruction
> > + * Covering a very narrow case for kernels 5.5..5.5.4
> > + * when injected abort was misconfigured to be
> > + * an IMPLEMENTATION DEFINED exception (for 32-bit EL1)
> > + */
> > + if (!arm_feature(env, ARM_FEATURE_AARCH64) &&
> > + unlikely(!kvm_arm_verify_ext_dabt_pending(cs))) {
> > +
> > + error_report("Data abort exception with no valid ISS
generated by "
> > + "guest memory access. KVM unable to emulate
faulting "
> > + "instruction. Failed to inject an external data
abort "
> > + "into the guest.");
> > + abort();
> > + }
> > + /* Clear the status */
> > + env->ext_dabt_raised = 0;
> > + }
> > }
> >
> > MemTxAttrs kvm_arch_post_run(CPUState *cs, struct kvm_run *run)
> > diff --git a/target/arm/kvm32.c b/target/arm/kvm32.c
> > index f271181..86c4fe7 100644
> > --- a/target/arm/kvm32.c
> > +++ b/target/arm/kvm32.c
> > @@ -564,3 +564,28 @@ void kvm_arm_pmu_init(CPUState *cs)
> > {
> > qemu_log_mask(LOG_UNIMP, "%s: not implemented\n", __func__);
> > }
> > +
> > +#define ARM_REG_DFSR ARM_CP15_REG32(0, 5, 0, 0)
> > +#define ARM_REG_TTBCR ARM_CP15_REG32(0, 2, 0, 2)
> > +
> > +#define DFSR_FSC(v) (((v) >> 6 | (v)) & 0x1F)
> > +#define DFSC_EXTABT(lpae) (lpae) ? 0x10 : 0x08
>
> We should put () around the whole ?: expression when it's in a macro
>
> > +
> > +bool kvm_arm_verify_ext_dabt_pending(CPUState *cs)
> > +{
> > + uint32_t dfsr_val;
> > +
> > + if (!kvm_get_one_reg(cs, ARM_REG_DFSR, &dfsr_val)) {
> > + ARMCPU *cpu = ARM_CPU(cs);
> > + CPUARMState *env = &cpu->env;
> > + uint32_t ttbcr;
> > + int lpae = 0;
> > +
> > + if (!kvm_get_one_reg(cs, ARM_REG_TTBCR, &ttbcr)) {
> > + lpae = arm_feature(env, ARM_FEATURE_LPAE) && (ttbcr &
TTBCR_EAE);
> > + }
> > + return !(DFSR_FSC(dfsr_val) != DFSC_EXTABT(lpae));
>
> !(a != b) is a convoluted way to write a == b
>
> > + }
> > + return false;
> > +}
> > +
> > diff --git a/target/arm/kvm64.c b/target/arm/kvm64.c
> > index be5b31c..18594e9 100644
> > --- a/target/arm/kvm64.c
> > +++ b/target/arm/kvm64.c
> > @@ -1430,3 +1430,37 @@ bool kvm_arm_handle_debug(CPUState *cs, struct
kvm_debug_exit_arch *debug_exit)
> >
> > return false;
> > }
> > +
> > +#define ARM64_REG_ESR_EL1 ARM64_SYS_REG(3, 0, 5, 2, 0)
> > +#define ARM64_REG_TCR_EL1 ARM64_SYS_REG(3, 0, 2, 0, 2)
> > +
> > +#define ESR_DFSC(aarch64, v) \
> > + ((aarch64) ? ((v) & 0x3F) \
> > + : (((v) >> 6 | (v)) & 0x1F))
> > +
> > +#define ESR_DFSC_EXTABT(aarch64, lpae) \
> > + ((aarch64) ? 0x10 : (lpae) ? 0x10 : 0x8)
> > +
> > +bool kvm_arm_verify_ext_dabt_pending(CPUState *cs)
> > +{
> > + uint64_t dfsr_val;
> > +
> > + if (!kvm_get_one_reg(cs, ARM64_REG_ESR_EL1, &dfsr_val)) {
> > + ARMCPU *cpu = ARM_CPU(cs);
> > + CPUARMState *env = &cpu->env;
> > + int aarch64_mode = arm_feature(env, ARM_FEATURE_AARCH64);
> > + int lpae = 0;
> > +
> > + if (!aarch64_mode) {
> > + uint64_t ttbcr;
> > +
> > + if (!kvm_get_one_reg(cs, ARM64_REG_TCR_EL1, &ttbcr)) {
> > + lpae = arm_feature(env, ARM_FEATURE_LPAE)
> > + && (ttbcr & TTBCR_EAE);
> > + }
> > + }
> > + return !(ESR_DFSC(aarch64_mode, dfsr_val) !=
> > + ESR_DFSC_EXTABT(aarch64_mode, lpae));
>
> a == b, please
>
> > + }
> > + return false;
> > +}
> > diff --git a/target/arm/kvm_arm.h b/target/arm/kvm_arm.h
> > index 39472d5..f2dc6a2 100644
> > --- a/target/arm/kvm_arm.h
> > +++ b/target/arm/kvm_arm.h
> > @@ -461,6 +461,16 @@ void kvm_arm_copy_hw_debug_data(struct
kvm_guest_debug_arch *ptr);
> > int kvm_arm_handle_dabt_nisv(CPUState *cs, uint64_t esr_iss,
> > uint64_t fault_ipa);
> > /**
> > + * kvm_arm_verify_ext_dabt_pending:
> > + * @cs: CPUState
> > + *
> > + * Verify the fault status code wrt the Ext DABT injection
> > + *
> > + * Returns: true if the fault status code is as expected, false
otherwise
> > + */
> > +bool kvm_arm_verify_ext_dabt_pending(CPUState *cs);
> > +
> > +/**
> > * its_class_name:
> > *
> > * Return the ITS class name to use depending on whether KVM
acceleration
> > --
> > 2.7.4
> >
> >
>
> I'll leave the decision to take this KVM bug workaround patch at all to
Peter,
> and I didn't actually review whether or not
kvm_arm_verify_ext_dabt_pending
> is doing what it claims it's doing, so I'm reluctant to give an r-b on
> this patch. But, as far as the code goes, besides the comments above, it
> looks fine to me.
>
Thanks for the feedback.
Will apply the changes for the next version.
BR
Beata
> Thanks,
> drew
>
[-- Attachment #2: Type: text/html, Size: 10522 bytes --]
prev parent reply other threads:[~2020-04-07 11:33 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-03-23 11:32 [PATCH v4 0/2] target/arm: kvm: Support for KVM DABT with no valid ISS Beata Michalska
2020-03-23 11:32 ` [PATCH v4 1/2] target/arm: kvm: Handle " Beata Michalska
2020-03-23 12:44 ` Andrew Jones
2020-03-25 15:15 ` Beata Michalska
2020-04-17 10:39 ` Peter Maydell
2020-04-17 13:10 ` Andrew Jones
2020-04-18 22:56 ` Beata Michalska
2020-04-24 12:16 ` Dr. David Alan Gilbert
2020-04-24 12:51 ` Peter Maydell
2020-04-25 9:24 ` Paolo Bonzini
2020-04-27 6:18 ` Andrew Jones
2020-03-23 11:32 ` [PATCH v4 2/2] target/arm: kvm: Handle potential issue with dabt injection Beata Michalska
2020-03-23 18:44 ` Richard Henderson
2020-03-25 15:16 ` Beata Michalska
2020-04-03 8:44 ` Andrew Jones
2020-04-07 11:24 ` Peter Maydell
2020-04-07 11:32 ` Beata Michalska
2020-04-07 11:31 ` Beata Michalska [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=CADSWDzuVZscP6sMctrc28vhuLmWC7urW+PzdP+ncD5OdHhjvWg@mail.gmail.com \
--to=beata.michalska@linaro.org \
--cc=Christoffer.Dall@arm.com \
--cc=drjones@redhat.com \
--cc=kvmarm@lists.cs.columbia.edu \
--cc=pbonzini@redhat.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).