All of lore.kernel.org
 help / color / mirror / Atom feed
From: David Gibson <david@gibson.dropbear.id.au>
To: peter.maydell@linaro.org
Cc: agraf@suse.de, qemu-devel@nongnu.org, qemu-ppc@nongnu.org,
	Anton Blanchard <anton@samba.org>,
	David Gibson <david@gibson.dropbear.id.au>
Subject: [Qemu-devel] [PULL 6/8] Add PowerPC AT_HWCAP2 definitions
Date: Tue, 14 Jun 2016 15:54:48 +1000	[thread overview]
Message-ID: <1465883690-8445-7-git-send-email-david@gibson.dropbear.id.au> (raw)
In-Reply-To: <1465883690-8445-1-git-send-email-david@gibson.dropbear.id.au>

From: Anton Blanchard <anton@samba.org>

We need the PPC_FEATURE2_HAS_HTM bit in a subsequent patch, so
add the PowerPC AT_HWCAP2 definitions.

Signed-off-by: Anton Blanchard <anton@samba.org>
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
---
 include/elf.h | 13 +++++++++++++
 1 file changed, 13 insertions(+)

diff --git a/include/elf.h b/include/elf.h
index 28d448b..8533b2a 100644
--- a/include/elf.h
+++ b/include/elf.h
@@ -477,6 +477,19 @@ typedef struct {
 #define PPC_FEATURE_TRUE_LE             0x00000002
 #define PPC_FEATURE_PPC_LE              0x00000001
 
+/* Bits present in AT_HWCAP2 for PowerPC.  */
+
+#define PPC_FEATURE2_ARCH_2_07          0x80000000
+#define PPC_FEATURE2_HAS_HTM            0x40000000
+#define PPC_FEATURE2_HAS_DSCR           0x20000000
+#define PPC_FEATURE2_HAS_EBB            0x10000000
+#define PPC_FEATURE2_HAS_ISEL           0x08000000
+#define PPC_FEATURE2_HAS_TAR            0x04000000
+#define PPC_FEATURE2_HAS_VEC_CRYPTO     0x02000000
+#define PPC_FEATURE2_HTM_NOSC           0x01000000
+#define PPC_FEATURE2_ARCH_3_00          0x00800000
+#define PPC_FEATURE2_HAS_IEEE128        0x00400000
+
 /* Bits present in AT_HWCAP for Sparc.  */
 
 #define HWCAP_SPARC_FLUSH               0x00000001
-- 
2.5.5

  parent reply	other threads:[~2016-06-14  5:55 UTC|newest]

Thread overview: 10+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2016-06-14  5:54 [Qemu-devel] [PULL 0/8] ppc-for-2.7 queue 20160614 David Gibson
2016-06-14  5:54 ` [Qemu-devel] [PULL 1/8] ppc/spapr: Refactor h_client_architecture_support() CPU parsing code David Gibson
2016-06-14  5:54 ` [Qemu-devel] [PULL 2/8] ppc: Split pcr_mask settings into supported bits and the register mask David Gibson
2016-06-14  5:54 ` [Qemu-devel] [PULL 3/8] ppc: Provide function to get CPU class of the host CPU David Gibson
2016-06-14  5:54 ` [Qemu-devel] [PULL 4/8] ppc: Improve PCR bit selection in ppc_set_compat() David Gibson
2016-06-14  5:54 ` [Qemu-devel] [PULL 5/8] ppc: Add PowerISA 2.07 compatibility mode David Gibson
2016-06-14  5:54 ` David Gibson [this message]
2016-06-14  5:54 ` [Qemu-devel] [PULL 7/8] macio: call dma_memory_unmap() at the end of each DMA transfer David Gibson
2016-06-14  5:54 ` [Qemu-devel] [PULL 8/8] spapr: Ensure all LMBs are represented in ibm, dynamic-memory David Gibson
2016-06-14  9:32 ` [Qemu-devel] [PULL 0/8] ppc-for-2.7 queue 20160614 Peter Maydell

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1465883690-8445-7-git-send-email-david@gibson.dropbear.id.au \
    --to=david@gibson.dropbear.id.au \
    --cc=agraf@suse.de \
    --cc=anton@samba.org \
    --cc=peter.maydell@linaro.org \
    --cc=qemu-devel@nongnu.org \
    --cc=qemu-ppc@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.