From: biju.das@bp.renesas.com (Biju Das)
To: cip-dev@lists.cip-project.org
Subject: [cip-dev] [PATCH 0/7] Add RZ/G2[ME] Clock support
Date: Thu, 21 Mar 2019 15:30:36 +0000 [thread overview]
Message-ID: <1553182243-50724-1-git-send-email-biju.das@bp.renesas.com> (raw)
This patch series aims to add pin control support for RZ/G2[ME] SoCs.
This patch series is based on linux-4.19.y-cip and all the patches
in this series are cherry-picked from linux rc tree.
This patch series is depend on the below patch series
https://patchwork.kernel.org/project/cip-dev/list/?series=94923
Biju Das (2):
dt-bindings: pinctrl: sh-pfc: Document r8a774a1 PFC support
pinctrl: sh-pfc: r8a7796: Add R8A774A1 PFC support
Fabrizio Castro (2):
dt-bindings: pinctrl: sh-pfc: Document r8a774c0 PFC support
pinctrl: sh-pfc: r8a77990: Add R8A774C0 PFC support
Laurent Pinchart (1):
pinctrl: sh-pfc: r8a77990: Add DU pins, groups and function
Takeshi Kihara (2):
pinctrl: sh-pfc: r8a77990: Add PWM pins, groups and functions
pinctrl: sh-pfc: r8a77990: Add MSIOF pins, groups and functions
.../bindings/pinctrl/renesas,pfc-pinctrl.txt | 2 +
drivers/pinctrl/sh-pfc/Kconfig | 10 +
drivers/pinctrl/sh-pfc/Makefile | 2 +
drivers/pinctrl/sh-pfc/core.c | 12 +
drivers/pinctrl/sh-pfc/pfc-r8a7796.c | 837 ++++++++++---------
drivers/pinctrl/sh-pfc/pfc-r8a77990.c | 921 +++++++++++++++++++--
drivers/pinctrl/sh-pfc/sh_pfc.h | 2 +
7 files changed, 1310 insertions(+), 476 deletions(-)
--
2.7.4
next reply other threads:[~2019-03-21 15:30 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-03-21 15:30 Biju Das [this message]
2019-03-21 15:30 ` [cip-dev] [PATCH 1/7] dt-bindings: pinctrl: sh-pfc: Document r8a774a1 PFC support Biju Das
2019-04-09 19:47 ` Pavel Machek
2019-03-21 15:30 ` [cip-dev] [PATCH 2/7] pinctrl: sh-pfc: r8a7796: Add R8A774A1 " Biju Das
2019-03-21 15:30 ` [cip-dev] [PATCH 3/7] dt-bindings: pinctrl: sh-pfc: Document r8a774c0 " Biju Das
2019-03-21 15:30 ` [cip-dev] [PATCH 4/7] pinctrl: sh-pfc: r8a77990: Add PWM pins, groups and functions Biju Das
2019-03-21 15:30 ` [cip-dev] [PATCH 5/7] pinctrl: sh-pfc: r8a77990: Add DU pins, groups and function Biju Das
2019-03-21 15:30 ` [cip-dev] [PATCH 6/7] pinctrl: sh-pfc: r8a77990: Add MSIOF pins, groups and functions Biju Das
2019-03-21 15:30 ` [cip-dev] [PATCH 7/7] pinctrl: sh-pfc: r8a77990: Add R8A774C0 PFC support Biju Das
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1553182243-50724-1-git-send-email-biju.das@bp.renesas.com \
--to=biju.das@bp.renesas.com \
--cc=cip-dev@lists.cip-project.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.