From: biju.das@bp.renesas.com (Biju Das)
To: cip-dev@lists.cip-project.org
Subject: [cip-dev] [PATCH 4.4.y-cip 12/17] ARM: dts: r8a7744: Add I2C and IIC support
Date: Tue, 19 Nov 2019 14:53:37 +0000 [thread overview]
Message-ID: <1574175222-52858-13-git-send-email-biju.das@bp.renesas.com> (raw)
In-Reply-To: <1574175222-52858-1-git-send-email-biju.das@bp.renesas.com>
commit fb64de56dfd9e8efe05d12adca7e2885ce1b9e17 upstream.
Add the I2C[0-5] and IIC[0,1,3] devices nodes to the R8A7744 device tree.
Signed-off-by: Biju Das <biju.das@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
[biju: removed resets property. Updated power-domains and clocks properties]
Signed-off-by: Biju Das <biju.das@bp.renesas.com>
---
arch/arm/boot/dts/r8a7744.dtsi | 112 ++++++++++++++++++++++++++++++++++++++++-
1 file changed, 110 insertions(+), 2 deletions(-)
diff --git a/arch/arm/boot/dts/r8a7744.dtsi b/arch/arm/boot/dts/r8a7744.dtsi
index fdfd099..3f73784 100644
--- a/arch/arm/boot/dts/r8a7744.dtsi
+++ b/arch/arm/boot/dts/r8a7744.dtsi
@@ -285,19 +285,127 @@
reg = <0 0xe6300000 0 0x40000>;
};
+ /* The memory map in the User's Manual maps the cores to
+ * bus numbers
+ */
+ i2c0: i2c at e6508000 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ compatible = "renesas,i2c-r8a7744",
+ "renesas,rcar-gen2-i2c";
+ reg = <0 0xe6508000 0 0x40>;
+ interrupts = <GIC_SPI 287 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&mstp9_clks R8A7744_CLK_I2C0>;
+ power-domains = <&cpg_clocks>;
+ status = "disabled";
+ };
+
+ i2c1: i2c at e6518000 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ compatible = "renesas,i2c-r8a7744",
+ "renesas,rcar-gen2-i2c";
+ reg = <0 0xe6518000 0 0x40>;
+ interrupts = <GIC_SPI 288 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&mstp9_clks R8A7744_CLK_I2C1>;
+ power-domains = <&cpg_clocks>;
+ status = "disabled";
+ };
+
i2c2: i2c at e6530000 {
#address-cells = <1>;
#size-cells = <0>;
+ compatible = "renesas,i2c-r8a7744",
+ "renesas,rcar-gen2-i2c";
reg = <0 0xe6530000 0 0x40>;
- /* placeholder */
+ interrupts = <GIC_SPI 286 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&mstp9_clks R8A7744_CLK_I2C2>;
+ power-domains = <&cpg_clocks>;
+ status = "disabled";
+ };
+
+ i2c3: i2c at e6540000 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ compatible = "renesas,i2c-r8a7744",
+ "renesas,rcar-gen2-i2c";
+ reg = <0 0xe6540000 0 0x40>;
+ interrupts = <GIC_SPI 290 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&mstp9_clks R8A7744_CLK_I2C3>;
+ power-domains = <&cpg_clocks>;
+ status = "disabled";
+ };
+
+ i2c4: i2c at e6520000 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ compatible = "renesas,i2c-r8a7744",
+ "renesas,rcar-gen2-i2c";
+ reg = <0 0xe6520000 0 0x40>;
+ interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&mstp9_clks R8A7744_CLK_I2C4>;
+ power-domains = <&cpg_clocks>;
+ status = "disabled";
};
i2c5: i2c at e6528000 {
/* doesn't need pinmux */
#address-cells = <1>;
#size-cells = <0>;
+ compatible = "renesas,i2c-r8a7744",
+ "renesas,rcar-gen2-i2c";
reg = <0 0xe6528000 0 0x40>;
- /* placeholder */
+ interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&mstp9_clks R8A7744_CLK_I2C5>;
+ power-domains = <&cpg_clocks>;
+ status = "disabled";
+ };
+
+ iic0: i2c at e6500000 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ compatible = "renesas,iic-r8a7744",
+ "renesas,rcar-gen2-iic",
+ "renesas,rmobile-iic";
+ reg = <0 0xe6500000 0 0x425>;
+ interrupts = <GIC_SPI 174 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&mstp3_clks R8A7744_CLK_IIC0>;
+ dmas = <&dmac0 0x61>, <&dmac0 0x62>,
+ <&dmac1 0x61>, <&dmac1 0x62>;
+ dma-names = "tx", "rx", "tx", "rx";
+ power-domains = <&cpg_clocks>;
+ status = "disabled";
+ };
+
+ iic1: i2c at e6510000 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ compatible = "renesas,iic-r8a7744",
+ "renesas,rcar-gen2-iic",
+ "renesas,rmobile-iic";
+ reg = <0 0xe6510000 0 0x425>;
+ interrupts = <GIC_SPI 175 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&mstp3_clks R8A7744_CLK_IIC1>;
+ dmas = <&dmac0 0x65>, <&dmac0 0x66>,
+ <&dmac1 0x65>, <&dmac1 0x66>;
+ dma-names = "tx", "rx", "tx", "rx";
+ power-domains = <&cpg_clocks>;
+ status = "disabled";
+ };
+
+ iic3: i2c at e60b0000 {
+ /* doesn't need pinmux */
+ #address-cells = <1>;
+ #size-cells = <0>;
+ compatible = "renesas,iic-r8a7744";
+ reg = <0 0xe60b0000 0 0x425>;
+ interrupts = <GIC_SPI 173 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&mstp9_clks R8A7744_CLK_IICDVFS>;
+ dmas = <&dmac0 0x77>, <&dmac0 0x78>,
+ <&dmac1 0x77>, <&dmac1 0x78>;
+ dma-names = "tx", "rx", "tx", "rx";
+ power-domains = <&cpg_clocks>;
+ status = "disabled";
};
hsusb: usb at e6590000 {
--
2.7.4
next prev parent reply other threads:[~2019-11-19 14:53 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-11-19 14:53 [cip-dev] [PATCH 4.4.y-cip 00/17] Add SYS-DMAC/GPIO/AVB/SMP/SCIF/HSCIF/I2C/IIC/CMT/RWDT support Biju Das
2019-11-19 14:53 ` [cip-dev] [PATCH 4.4.y-cip 01/17] dt-bindings: rcar-dmac: Document r8a7744 support Biju Das
2019-11-19 14:53 ` [cip-dev] [PATCH 4.4.y-cip 02/17] ARM: dts: r8a7744: Add SYS-DMAC support Biju Das
2019-11-19 14:53 ` [cip-dev] [PATCH 4.4.y-cip 03/17] dt-bindings: gpio: rcar: Add r8a7744 (RZ/G1N) support Biju Das
2019-11-19 14:53 ` [cip-dev] [PATCH 4.4.y-cip 04/17] ARM: dts: r8a7744: Add GPIO support Biju Das
2019-11-19 14:53 ` [cip-dev] [PATCH 4.4.y-cip 05/17] dt-bindings: net: ravb: Add support for r8a7744 SoC Biju Das
2019-11-19 14:53 ` [cip-dev] [PATCH 4.4.y-cip 06/17] ARM: dts: r8a7744: Add Ethernet AVB support Biju Das
2019-11-19 14:53 ` [cip-dev] [PATCH 4.4.y-cip 07/17] dt-bindings: apmu: Document r8a7744 support Biju Das
2019-11-19 14:53 ` [cip-dev] [PATCH 4.4.y-cip 08/17] ARM: dts: r8a7744: Add SMP support Biju Das
2019-11-20 14:36 ` Pavel Machek
2019-11-20 14:38 ` Biju Das
2019-11-20 14:44 ` Pavel Machek
2019-11-20 14:55 ` Biju Das
2019-11-19 14:53 ` [cip-dev] [PATCH 4.4.y-cip 09/17] ARM: dts: r8a7744: Add [H]SCIF{A|B} support Biju Das
2019-11-19 14:53 ` [cip-dev] [PATCH 4.4.y-cip 10/17] dt-bindings: i2c: rcar: Document r8a7744 support Biju Das
2019-11-19 14:53 ` [cip-dev] [PATCH 4.4.y-cip 11/17] dt-bindings: i2c: sh_mobile: " Biju Das
2019-11-19 14:53 ` Biju Das [this message]
2019-11-19 14:53 ` [cip-dev] [PATCH 4.4.y-cip 13/17] dt-bindings: timer: renesas, cmt: Document r8a7744 CMT Biju Das
2019-11-19 14:53 ` [cip-dev] [PATCH 4.4.y-cip 14/17] ARM: dts: r8a7744: Add CMT SoC specific support Biju Das
2019-11-19 14:53 ` [cip-dev] [PATCH 4.4.y-cip 15/17] dt-bindings: watchdog: renesas-wdt: Document r8a7744 support Biju Das
2019-11-19 14:53 ` [cip-dev] [PATCH 4.4.y-cip 16/17] ARM: dts: r8a7744: Add RWDT node Biju Das
2019-11-19 14:53 ` [cip-dev] [PATCH 4.4.y-cip 17/17] ARM: dts: iwg20d-q7-common: Move cmt/rwdt node out of RZ/G1M SOM Biju Das
2019-11-20 14:38 ` [cip-dev] [PATCH 4.4.y-cip 00/17] Add SYS-DMAC/GPIO/AVB/SMP/SCIF/HSCIF/I2C/IIC/CMT/RWDT support Pavel Machek
2019-11-21 0:16 ` nobuhiro1.iwamatsu at toshiba.co.jp
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1574175222-52858-13-git-send-email-biju.das@bp.renesas.com \
--to=biju.das@bp.renesas.com \
--cc=cip-dev@lists.cip-project.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.