From: "irqchip-bot for Shenming Lu" <tip-bot2@linutronix.de>
To: linux-kernel@vger.kernel.org
Cc: Shenming Lu <lushenming@huawei.com>,
Marc Zyngier <maz@kernel.org>,
tglx@linutronix.de
Subject: [irqchip: irq/irqchip-next] irqchip/gic-v4.1: Reduce the delay when polling GICR_VPENDBASER.Dirty
Date: Fri, 11 Dec 2020 14:58:45 -0000 [thread overview]
Message-ID: <160769872547.3364.17606433720729162482.tip-bot2@tip-bot2> (raw)
In-Reply-To: <20201128141857.983-2-lushenming@huawei.com>
The following commit has been merged into the irq/irqchip-next branch of irqchip:
Commit-ID: 0b39498230ae53e6af981141be99f4c7d5144de6
Gitweb: https://git.kernel.org/pub/scm/linux/kernel/git/maz/arm-platforms/0b39498230ae53e6af981141be99f4c7d5144de6
Author: Shenming Lu <lushenming@huawei.com>
AuthorDate: Sat, 28 Nov 2020 22:18:56 +08:00
Committer: Marc Zyngier <maz@kernel.org>
CommitterDate: Fri, 11 Dec 2020 14:47:10
irqchip/gic-v4.1: Reduce the delay when polling GICR_VPENDBASER.Dirty
The 10us delay of the poll on the GICR_VPENDBASER.Dirty bit is too
high, which might greatly affect the total scheduling latency of a
vCPU in our measurement. So we reduce it to 1 to lessen the impact.
Signed-off-by: Shenming Lu <lushenming@huawei.com>
Signed-off-by: Marc Zyngier <maz@kernel.org>
Link: https://lore.kernel.org/r/20201128141857.983-2-lushenming@huawei.com
---
drivers/irqchip/irq-gic-v3-its.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/irqchip/irq-gic-v3-its.c b/drivers/irqchip/irq-gic-v3-its.c
index 4069c21..d74ef41 100644
--- a/drivers/irqchip/irq-gic-v3-its.c
+++ b/drivers/irqchip/irq-gic-v3-its.c
@@ -3808,7 +3808,7 @@ static void its_wait_vpt_parse_complete(void)
WARN_ON_ONCE(readq_relaxed_poll_timeout_atomic(vlpi_base + GICR_VPENDBASER,
val,
!(val & GICR_VPENDBASER_Dirty),
- 10, 500));
+ 1, 500));
}
static void its_vpe_schedule(struct its_vpe *vpe)
next prev parent reply other threads:[~2020-12-11 15:34 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-11-28 14:18 [PATCH v2 0/2] KVM: arm64: Optimize the wait for the completion of the VPT analysis Shenming Lu
2020-11-28 14:18 ` Shenming Lu
2020-11-28 14:18 ` Shenming Lu
2020-11-28 14:18 ` [PATCH v2 1/2] irqchip/gic-v4.1: Reduce the delay time of the poll on the GICR_VPENDBASER.Dirty bit Shenming Lu
2020-11-28 14:18 ` Shenming Lu
2020-11-28 14:18 ` Shenming Lu
2020-12-11 14:58 ` irqchip-bot for Shenming Lu [this message]
2020-11-28 14:18 ` [PATCH v2 2/2] KVM: arm64: Delay the execution of the polling " Shenming Lu
2020-11-28 14:18 ` Shenming Lu
2020-11-28 14:18 ` Shenming Lu
2020-11-30 11:22 ` Marc Zyngier
2020-11-30 11:22 ` Marc Zyngier
2020-11-30 11:22 ` Marc Zyngier
2020-11-30 12:12 ` Shenming Lu
2020-11-30 12:12 ` Shenming Lu
2020-11-30 12:12 ` Shenming Lu
2020-11-30 12:28 ` Marc Zyngier
2020-11-30 12:28 ` Marc Zyngier
2020-11-30 12:28 ` Marc Zyngier
2020-12-11 15:01 ` [PATCH v2 0/2] KVM: arm64: Optimize the wait for the completion of the VPT analysis Marc Zyngier
2020-12-11 15:01 ` Marc Zyngier
2020-12-11 15:01 ` Marc Zyngier
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=160769872547.3364.17606433720729162482.tip-bot2@tip-bot2 \
--to=tip-bot2@linutronix.de \
--cc=linux-kernel@vger.kernel.org \
--cc=lushenming@huawei.com \
--cc=maz@kernel.org \
--cc=tglx@linutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.