All of lore.kernel.org
 help / color / mirror / Atom feed
From: Patchwork <patchwork@emeril.freedesktop.org>
To: fei.yang@intel.com
Cc: intel-gfx@lists.freedesktop.org
Subject: [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for drm/i915/mtl: Define MOCS and PAT tables for MTL
Date: Sat, 01 Apr 2023 07:03:57 -0000	[thread overview]
Message-ID: <168033263701.8631.12722719504393707412@emeril.freedesktop.org> (raw)
In-Reply-To: <20230401063830.438127-1-fei.yang@intel.com>

== Series Details ==

Series: drm/i915/mtl: Define MOCS and PAT tables for MTL
URL   : https://patchwork.freedesktop.org/series/115980/
State : warning

== Summary ==

Error: dim checkpatch failed
4e6dff890525 drm/i915/mtl: Define MOCS and PAT tables for MTL
-:156: WARNING:AVOID_BUG: Do not crash the kernel unless it is absolutely unavoidable--use WARN_ON_ONCE() plus recovery code (if feasible) instead of BUG() or variants
#156: FILE: drivers/gpu/drm/i915/gt/intel_ggtt.c:229:
+	GEM_BUG_ON(addr & ~GEN12_GGTT_PTE_ADDR_MASK);

total: 0 errors, 1 warnings, 0 checks, 365 lines checked
fcee17736586 drm/i915/mtl: workaround coherency issue for Media
e18ea467eb36 drm/i915/mtl: end support for set caching ioctl
f424e91e447c drm/i915: preparation for using PAT index
1ec5d5d39c8f drm/i915: use pat_index instead of cache_level
-:22: WARNING:COMMIT_LOG_LONG_LINE: Possible unwrapped commit description (prefer a maximum 75 chars per line)
#22: 
cached, uncached, or writethrough. For these simple cases, using cache_level

-:637: CHECK:PARENTHESIS_ALIGNMENT: Alignment should match open parenthesis
#637: FILE: drivers/gpu/drm/i915/gt/gen8_ppgtt.c:878:
+					      i915_gem_get_pat_index(vm->i915,
+							I915_CACHE_NONE));

-:907: CHECK:PARENTHESIS_ALIGNMENT: Alignment should match open parenthesis
#907: FILE: drivers/gpu/drm/i915/gt/intel_ggtt.c:1303:
+					 i915_gem_get_pat_index(vm->i915,
+							I915_CACHE_NONE),

-:1605: CHECK:PARENTHESIS_ALIGNMENT: Alignment should match open parenthesis
#1605: FILE: drivers/gpu/drm/i915/i915_gem.c:424:
+					i915_gem_object_get_dma_address(obj,
+							offset >> PAGE_SHIFT),

-:1620: CHECK:PARENTHESIS_ALIGNMENT: Alignment should match open parenthesis
#1620: FILE: drivers/gpu/drm/i915/i915_gem.c:606:
+					i915_gem_object_get_dma_address(obj,
+							offset >> PAGE_SHIFT),

-:1638: CHECK:PARENTHESIS_ALIGNMENT: Alignment should match open parenthesis
#1638: FILE: drivers/gpu/drm/i915/i915_gpu_error.c:1121:
+						i915_gem_get_pat_index(gt->i915,
+							I915_CACHE_NONE),

-:1644: CHECK:PARENTHESIS_ALIGNMENT: Alignment should match open parenthesis
#1644: FILE: drivers/gpu/drm/i915/i915_gpu_error.c:1126:
+						i915_gem_get_pat_index(gt->i915,
+							I915_CACHE_NONE),

-:1762: CHECK:PARENTHESIS_ALIGNMENT: Alignment should match open parenthesis
#1762: FILE: drivers/gpu/drm/i915/selftests/i915_gem.c:62:
+				     i915_gem_get_pat_index(i915,
+							I915_CACHE_NONE),

-:1808: CHECK:PARENTHESIS_ALIGNMENT: Alignment should match open parenthesis
#1808: FILE: drivers/gpu/drm/i915/selftests/i915_gem_gtt.c:361:
+					     i915_gem_get_pat_index(vm->i915,
+						     I915_CACHE_NONE),

-:1820: ERROR:CODE_INDENT: code indent should use tabs where possible
#1820: FILE: drivers/gpu/drm/i915/selftests/i915_gem_gtt.c:1382:
+^I^I^I^I^I                    I915_CACHE_NONE),$

-:1820: CHECK:PARENTHESIS_ALIGNMENT: Alignment should match open parenthesis
#1820: FILE: drivers/gpu/drm/i915/selftests/i915_gem_gtt.c:1382:
+				     i915_gem_get_pat_index(i915,
+					                    I915_CACHE_NONE),

-:1854: CHECK:PARENTHESIS_ALIGNMENT: Alignment should match open parenthesis
#1854: FILE: drivers/gpu/drm/i915/selftests/intel_memory_region.c:1075:
+					  i915_gem_get_pat_index(i915,
+							I915_CACHE_NONE),

total: 1 errors, 1 warnings, 10 checks, 1584 lines checked
9b8791e38e3b drm/i915: make sure correct pte encode is used
-:26: CHECK:PARENTHESIS_ALIGNMENT: Alignment should match open parenthesis
#26: FILE: drivers/gpu/drm/i915/gt/gen8_ppgtt.c:64:
+static u64 gen12_pte_encode(dma_addr_t addr,
 			  unsigned int pat_index,

total: 0 errors, 0 warnings, 1 checks, 18 lines checked
01905d6d5429 drm/i915: Allow user to set cache at BO creation



  parent reply	other threads:[~2023-04-01  7:04 UTC|newest]

Thread overview: 60+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-04-01  6:38 [PATCH 0/7] drm/i915/mtl: Define MOCS and PAT tables for MTL fei.yang
2023-04-01  6:38 ` [Intel-gfx] " fei.yang
2023-04-01  6:38 ` [PATCH 1/7] " fei.yang
2023-04-01  6:38   ` [Intel-gfx] " fei.yang
2023-04-03 12:50   ` Jani Nikula
2023-04-03 12:50     ` [Intel-gfx] " Jani Nikula
2023-04-06  8:16     ` Andi Shyti
2023-04-06  8:16       ` Andi Shyti
2023-04-06 18:22       ` Yang, Fei
2023-04-06 18:22         ` Yang, Fei
2023-04-06  8:28   ` Das, Nirmoy
2023-04-06 14:55     ` Yang, Fei
2023-04-06 18:13       ` Das, Nirmoy
2023-04-01  6:38 ` [PATCH 2/7] drm/i915/mtl: workaround coherency issue for Media fei.yang
2023-04-01  6:38   ` [Intel-gfx] " fei.yang
2023-04-01  6:38 ` [PATCH 3/7] drm/i915/mtl: end support for set caching ioctl fei.yang
2023-04-01  6:38   ` [Intel-gfx] " fei.yang
2023-04-01  6:38 ` [PATCH 4/7] drm/i915: preparation for using PAT index fei.yang
2023-04-01  6:38   ` [Intel-gfx] " fei.yang
2023-04-01  6:38 ` [PATCH 5/7] drm/i915: use pat_index instead of cache_level fei.yang
2023-04-01  6:38   ` [Intel-gfx] " fei.yang
2023-04-01  8:30   ` kernel test robot
2023-04-03 14:50   ` Ville Syrjälä
2023-04-03 14:50     ` [Intel-gfx] " Ville Syrjälä
2023-04-03 16:57     ` Yang, Fei
2023-04-03 16:57       ` [Intel-gfx] " Yang, Fei
2023-04-03 17:14       ` Ville Syrjälä
2023-04-03 17:14         ` [Intel-gfx] " Ville Syrjälä
2023-04-03 19:39         ` Yang, Fei
2023-04-03 19:39           ` [Intel-gfx] " Yang, Fei
2023-04-03 19:52           ` Ville Syrjälä
2023-04-03 19:52             ` [Intel-gfx] " Ville Syrjälä
2023-04-06  6:28             ` Yang, Fei
2023-04-06  6:28               ` [Intel-gfx] " Yang, Fei
2023-04-01  6:38 ` [PATCH 6/7] drm/i915: make sure correct pte encode is used fei.yang
2023-04-01  6:38   ` [Intel-gfx] " fei.yang
2023-04-01  6:38 ` [PATCH 7/7] drm/i915: Allow user to set cache at BO creation fei.yang
2023-04-01  6:38   ` [Intel-gfx] " fei.yang
2023-04-03 16:02   ` Ville Syrjälä
2023-04-03 16:02     ` [Intel-gfx] " Ville Syrjälä
2023-04-03 16:35     ` Matt Roper
2023-04-03 16:35       ` [Intel-gfx] " Matt Roper
2023-04-03 16:48       ` Ville Syrjälä
2023-04-03 16:48         ` [Intel-gfx] " Ville Syrjälä
2023-04-04 22:15         ` Kenneth Graunke
2023-04-04  7:29   ` Lionel Landwerlin
2023-04-04 16:04     ` Yang, Fei
2023-04-04 16:04       ` Yang, Fei
2023-04-05  7:45       ` Lionel Landwerlin
2023-04-05 20:26         ` Jordan Justen
2023-04-10  8:23           ` Jordan Justen
2023-04-13 20:49             ` Yang, Fei
2023-04-13 20:49               ` Yang, Fei
2023-04-05 23:06         ` Yang, Fei
2023-04-05 23:06           ` Yang, Fei
2023-04-06  9:11   ` Matthew Auld
2023-04-06  9:11     ` [Intel-gfx] " Matthew Auld
2023-04-01  7:03 ` Patchwork [this message]
2023-04-01  7:03 ` [Intel-gfx] ✗ Fi.CI.SPARSE: warning for drm/i915/mtl: Define MOCS and PAT tables for MTL Patchwork
2023-04-01  7:20 ` [Intel-gfx] ✗ Fi.CI.BAT: failure " Patchwork

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=168033263701.8631.12722719504393707412@emeril.freedesktop.org \
    --to=patchwork@emeril.freedesktop.org \
    --cc=fei.yang@intel.com \
    --cc=intel-gfx@lists.freedesktop.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.