From: Bjorn Andersson <andersson@kernel.org>
To: krzysztof.kozlowski+dt@linaro.org, kw@linux.com,
Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>,
lpieralisi@kernel.org, robh@kernel.org
Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
quic_srichara@quicinc.com, linux-kernel@vger.kernel.org,
linux-pci@vger.kernel.org, konrad.dybcio@linaro.org
Subject: Re: (subset) [PATCH v5 00/19] Qcom PCIe cleanups and improvements
Date: Tue, 4 Apr 2023 21:09:03 -0700 [thread overview]
Message-ID: <168066774422.443656.18294133309436698061.b4-ty@kernel.org> (raw)
In-Reply-To: <20230316081117.14288-1-manivannan.sadhasivam@linaro.org>
On Thu, 16 Mar 2023 13:40:58 +0530, Manivannan Sadhasivam wrote:
> This series brings in several code cleanups and improvements to the
> Qualcomm PCIe controller drivers (RC and EP). The cleanup part mostly
> cleans up the bitfield definitions and transitions to bulk APIs for clocks,
> and resets. The improvement part adds the debugfs entries to track link
> transition counts in RC driver.
>
> Testing
> -------
>
> [...]
Applied, thanks!
[16/19] arm64: dts: qcom: sdm845: Add "mhi" region to the PCIe nodes
commit: b8e0ed06d1a569694c8976c3563bbd0aae728e1d
[17/19] arm64: dts: qcom: sm8250: Add "mhi" region to the PCIe nodes
commit: 89210342406b91954c514d171baeabb91f85f0a5
[18/19] arm64: dts: qcom: sc8280xp: Add "mhi" region to the PCIe nodes
commit: de7d3d2f9ddef9a3305decccdd3b95b09fd2bd46
Best regards,
--
Bjorn Andersson <andersson@kernel.org>
next prev parent reply other threads:[~2023-04-05 4:07 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-03-16 8:10 [PATCH v5 00/19] Qcom PCIe cleanups and improvements Manivannan Sadhasivam
2023-03-16 8:10 ` [PATCH v5 01/19] PCI: qcom: Fix the incorrect register usage in v2.7.0 config Manivannan Sadhasivam
2023-03-16 8:11 ` [PATCH v5 02/19] PCI: qcom: Remove PCIE20_ prefix from register definitions Manivannan Sadhasivam
2023-03-16 8:11 ` [PATCH v5 03/19] PCI: qcom: Sort and group registers and bitfield definitions Manivannan Sadhasivam
2023-03-16 8:11 ` [PATCH v5 04/19] PCI: qcom: Use bitfield definitions for register fields Manivannan Sadhasivam
2023-03-16 8:11 ` [PATCH v5 05/19] PCI: qcom: Add missing macros " Manivannan Sadhasivam
2023-03-16 8:11 ` [PATCH v5 06/19] PCI: qcom: Use lower case for hex Manivannan Sadhasivam
2023-03-16 8:11 ` [PATCH v5 07/19] PCI: qcom: Use bulk reset APIs for handling resets for IP rev 2.1.0 Manivannan Sadhasivam
2023-03-16 8:11 ` [PATCH v5 08/19] PCI: qcom: Use bulk clock APIs for handling clocks for IP rev 1.0.0 Manivannan Sadhasivam
2023-03-16 8:11 ` [PATCH v5 09/19] PCI: qcom: Use bulk clock APIs for handling clocks for IP rev 2.3.2 Manivannan Sadhasivam
2023-03-16 8:11 ` [PATCH v5 10/19] PCI: qcom: Use bulk clock APIs for handling clocks for IP rev 2.3.3 Manivannan Sadhasivam
2023-03-16 8:11 ` [PATCH v5 11/19] PCI: qcom: Use bulk reset APIs for handling resets " Manivannan Sadhasivam
2023-03-16 8:11 ` [PATCH v5 12/19] PCI: qcom: Use bulk reset APIs for handling resets for IP rev 2.4.0 Manivannan Sadhasivam
2023-03-16 8:11 ` [PATCH v5 13/19] PCI: qcom: Use macros for defining total no. of clocks & supplies Manivannan Sadhasivam
2023-03-16 8:11 ` [PATCH v5 14/19] PCI: qcom: Rename qcom_pcie_config_sid_sm8250() to reflect IP version Manivannan Sadhasivam
2023-03-16 8:11 ` [PATCH v5 15/19] dt-bindings: PCI: qcom: Add "mhi" register region to supported SoCs Manivannan Sadhasivam
2023-03-16 8:11 ` [PATCH v5 16/19] arm64: dts: qcom: sdm845: Add "mhi" region to the PCIe nodes Manivannan Sadhasivam
2023-03-16 8:11 ` [PATCH v5 17/19] arm64: dts: qcom: sm8250: " Manivannan Sadhasivam
2023-03-16 8:11 ` [PATCH v5 18/19] arm64: dts: qcom: sc8280xp: " Manivannan Sadhasivam
2023-03-16 8:11 ` [PATCH v5 19/19] PCI: qcom: Expose link transition counts via debugfs Manivannan Sadhasivam
2023-04-05 4:09 ` Bjorn Andersson [this message]
2023-04-11 9:34 ` (subset) [PATCH v5 00/19] Qcom PCIe cleanups and improvements Lorenzo Pieralisi
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=168066774422.443656.18294133309436698061.b4-ty@kernel.org \
--to=andersson@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=konrad.dybcio@linaro.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=kw@linux.com \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=lpieralisi@kernel.org \
--cc=manivannan.sadhasivam@linaro.org \
--cc=quic_srichara@quicinc.com \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.