From: Stafford Horne <shorne@gmail.com>
To: Peter Maydell <peter.maydell@linaro.org>,
QEMU Development <qemu-devel@nongnu.org>
Cc: Stafford Horne <shorne@gmail.com>
Subject: [Qemu-devel] [PULL v2 0/5] OpenRISC SMP Support
Date: Sat, 21 Oct 2017 07:05:28 +0900 [thread overview]
Message-ID: <20171020220533.29186-1-shorne@gmail.com> (raw)
Hello Again,
Please consider for pull.
The following changes since commit e822e81e350825dd94f41ee2538ff1432b812eb9:
Merge remote-tracking branch 'remotes/stefanha/tags/block-pull-request' into staging (2017-10-20 15:04:00 +0100)
are available in the git repository at:
git://github.com/stffrdhrn/qemu.git tags/openrisc-20171021-smp-pr
for you to fetch changes up to 373b259b660a8ff0960a979481c19b78d51e023a:
openrisc: Only kick cpu on timeout, not on update (2017-10-21 06:37:06 +0900)
----------------------------------------------------------------
OpenRISC SMP patchset 20171021
----------------------------------------------------------------
Stafford Horne (5):
openrisc/ompic: Add OpenRISC Multicore PIC (OMPIC)
target/openrisc: Make coreid and numcores variable
openrisc/cputimer: Perparation for Multicore
openrisc: Initial SMP support
openrisc: Only kick cpu on timeout, not on update
default-configs/or1k-softmmu.mak | 1 +
hw/intc/Makefile.objs | 1 +
hw/intc/ompic.c | 179 +++++++++++++++++++++++++++++++++++++++
hw/openrisc/cputimer.c | 64 ++++++++++----
hw/openrisc/openrisc_sim.c | 88 ++++++++++++++-----
target/openrisc/cpu.c | 1 -
target/openrisc/cpu.h | 4 +-
target/openrisc/machine.c | 1 -
target/openrisc/sys_helper.c | 9 +-
9 files changed, 302 insertions(+), 46 deletions(-)
create mode 100644 hw/intc/ompic.c
--
2.13.6
next reply other threads:[~2017-10-20 22:05 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-10-20 22:05 Stafford Horne [this message]
2017-10-20 22:05 ` [Qemu-devel] [PULL v2 1/5] openrisc/ompic: Add OpenRISC Multicore PIC (OMPIC) Stafford Horne
2017-10-20 22:05 ` [Qemu-devel] [PULL v2 2/5] target/openrisc: Make coreid and numcores variable Stafford Horne
2017-10-20 22:05 ` [Qemu-devel] [PULL v2 3/5] openrisc/cputimer: Perparation for Multicore Stafford Horne
2017-10-20 22:05 ` [Qemu-devel] [PULL v2 4/5] openrisc: Initial SMP support Stafford Horne
2017-10-20 22:05 ` [Qemu-devel] [PULL v2 5/5] openrisc: Only kick cpu on timeout, not on update Stafford Horne
2017-10-24 11:02 ` [Qemu-devel] [PULL v2 0/5] OpenRISC SMP Support Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20171020220533.29186-1-shorne@gmail.com \
--to=shorne@gmail.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.