✗ Fi.CI.CHECKPATCH: warning for series starting with [01/18] drm/i915: Apply batch location restrictions before pinning (rev2)

From: Patchwork <patchwork@emeril.freedesktop.org>
To: Chris Wilson <chris@chris-wilson.co.uk>
Cc: intel-gfx@lists.freedesktop.org
Subject: ✗ Fi.CI.CHECKPATCH: warning for series starting with [01/18] drm/i915: Apply batch location restrictions before pinning (rev2)
Date: Fri, 08 Jun 2018 13:25:58 -0000	[thread overview]
Message-ID: <20180608132558.31272.98860@emeril.freedesktop.org> (raw)
In-Reply-To: <20180608125602.17693-1-chris@chris-wilson.co.uk>

== Series Details ==

Series: series starting with [01/18] drm/i915: Apply batch location restrictions before pinning (rev2)
URL   : https://patchwork.freedesktop.org/series/44486/
State : warning

== Summary ==

$ dim checkpatch origin/drm-tip
c1efb9574092 drm/i915: Apply batch location restrictions before pinning
-:30: WARNING:UNSPECIFIED_INT: Prefer 'unsigned int' to bare use of 'unsigned'
#30: FILE: drivers/gpu/drm/i915/i915_gem_execbuffer.c:493:
+	   unsigned int i, unsigned batch_idx,

total: 0 errors, 1 warnings, 0 checks, 86 lines checked
aa246150d1ae drm/i915/ringbuffer: Brute force context restore
276fa4d5d41c drm/i915/ringbuffer: Fix context restore upon reset
8096c4955335 drm/i915/gtt: Invalidate GGTT caches after writing the gen6 page directories
c048d4432be3 drm/i915/gtt: Subclass gen6_hw_ppgtt
-:326: CHECK:MACRO_ARG_REUSE: Macro argument reuse 'base' - possible side-effects?
#326: FILE: drivers/gpu/drm/i915/i915_gem_gtt.h:419:
+#define __to_gen6_ppgtt(base) container_of(base, struct gen6_hw_ppgtt, base)

total: 0 errors, 0 warnings, 1 checks, 330 lines checked
f3abd9908e36 drm/i915/gtt: Onionify error handling for gen6_ppgtt_create
51bf579d69f0 drm/i915/gtt: Reorder aliasing_ppgtt fini
69a521d88bfe drm/i915/gtt: Make gen6 page directories evictable
66674381f287 drm/i915/gtt: Only keep gen6 page directories pinned while active
75f47fae2367 drm/i915/gtt: Lazily allocate page directories for gen7
0d40e5eb8990 drm/i915/gtt: Free unused page tables on unbind the context
aefdc08285f0 drm/i915/gtt: Skip initializing PT with scratch if full
-:9: WARNING:COMMIT_LOG_LONG_LINE: Possible unwrapped commit description (prefer a maximum 75 chars per line)
#9: 
References: 14826673247e ("drm/i915: Only initialize partially filled pagetables")

-:9: ERROR:GIT_COMMIT_ID: Please use git commit description style 'commit <12+ chars of sha1> ("<title line>")' - ie: 'commit 14826673247e ("drm/i915: Only initialize partially filled pagetables")'
#9: 
References: 14826673247e ("drm/i915: Only initialize partially filled pagetables")

total: 1 errors, 1 warnings, 0 checks, 9 lines checked
b14c6c476216 drm/i915/gtt: Cache the PTE encoding of the scratch page
2943ce67094f drm/i915/gtt: Reduce a pair of runtime asserts
-:39: CHECK:SPACING: spaces preferred around that '|' (ctx:VxV)
#39: FILE: drivers/gpu/drm/i915/i915_gem_gtt.h:470:
+	GEM_BUG_ON(offset_in_page(addr|length));
 	                              ^

total: 0 errors, 0 warnings, 1 checks, 18 lines checked
45557e9cb79b drm/i915/gtt: Skip clearing the GGTT under gen6+ full-ppgtt
12ad9bea4b2a drm/i915/gtt: Remove redundant hsw_mm_switch()
a577338f5224 drm/i915/gtt: Remove vgpu check for gen6
bf7d463b083b RFT drm/i915/gtt: Enable full-ppgtt by default everywhere

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx