From: Patchwork <patchwork@emeril.freedesktop.org>
To: "Souza, Jose" <jose.souza@intel.com>
Cc: intel-gfx@lists.freedesktop.org
Subject: ✗ Fi.CI.CHECKPATCH: warning for series starting with [v2,1/3] drm/i915/bdw+: Move misc display IRQ handling to it own function
Date: Fri, 12 Apr 2019 23:24:36 -0000 [thread overview]
Message-ID: <20190412232436.11259.83909@emeril.freedesktop.org> (raw)
In-Reply-To: <20190412222909.1711-1-jose.souza@intel.com>
== Series Details ==
Series: series starting with [v2,1/3] drm/i915/bdw+: Move misc display IRQ handling to it own function
URL : https://patchwork.freedesktop.org/series/59424/
State : warning
== Summary ==
$ dim checkpatch origin/drm-tip
5f0a6bbb4f8c drm/i915/bdw+: Move misc display IRQ handling to it own function
970cbdfd1e8d drm/i915/psr: Remove partial PSR support on multiple transcoders
0b8f4172319e drm/i915: Make PSR registers relative to transcoders
-:93: WARNING:LONG_LINE: line over 100 characters
#93: FILE: drivers/gpu/drm/i915/i915_reg.h:254:
+ INTEL_INFO(dev_priv)->trans_offsets[TRANSCODER_A] + (reg) + \
-:109: WARNING:LONG_LINE: line over 100 characters
#109: FILE: drivers/gpu/drm/i915/i915_reg.h:4219:
+#define _TRANS2_PSR(reg) (_TRANS2(dev_priv->psr.transcoder, (reg)) - dev_priv->psr.mmio_base_adjust)
-:135: WARNING:LONG_LINE_COMMENT: line over 100 characters
#135: FILE: drivers/gpu/drm/i915/i915_reg.h:4268:
+#define EDP_PSR_AUX_DATA(i) _MMIO(_TRANS2_PSR(_SRD_AUX_DATA_A) + (i) + 4) /* 5 registers */
total: 0 errors, 3 warnings, 0 checks, 166 lines checked
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2019-04-12 23:24 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-04-12 22:29 [PATCH v2 1/3] drm/i915/bdw+: Move misc display IRQ handling to it own function José Roberto de Souza
2019-04-12 22:29 ` [PATCH v2 2/3] drm/i915/psr: Remove partial PSR support on multiple transcoders José Roberto de Souza
2019-04-12 22:42 ` Rodrigo Vivi
2019-04-12 22:29 ` [PATCH v2 3/3] drm/i915: Make PSR registers relative to transcoders José Roberto de Souza
2019-04-12 22:45 ` Rodrigo Vivi
2019-04-12 22:40 ` [PATCH v2 1/3] drm/i915/bdw+: Move misc display IRQ handling to it own function Rodrigo Vivi
2019-04-12 22:45 ` Souza, Jose
2019-04-12 22:53 ` Rodrigo Vivi
2019-04-12 23:24 ` Patchwork [this message]
2019-04-12 23:26 ` ✗ Fi.CI.SPARSE: warning for series starting with [v2,1/3] " Patchwork
2019-04-12 23:53 ` ✗ Fi.CI.BAT: failure " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190412232436.11259.83909@emeril.freedesktop.org \
--to=patchwork@emeril.freedesktop.org \
--cc=intel-gfx@lists.freedesktop.org \
--cc=jose.souza@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.