From: Mark Brown <broonie@kernel.org>
To: Michael Sit Wei Hong <michael.wei.hong.sit@intel.com>
Cc: pierre-louis.bossart@linux.intel.com, cezary.rojewski@intel.com,
vinod.koul@linux.intel.com, andriy.shevchenko@intel.com,
alsa-devel@alsa-project.org, jee.heng.sia@intel.com,
tiwai@suse.com, liam.r.girdwood@linux.intel.com, lars@metafoo.de
Subject: Re: [PATCH 3/5] ASoC: soc-generic-dmaengine-pcm: Add custom prepare and submit function
Date: Mon, 16 Nov 2020 19:58:16 +0000 [thread overview]
Message-ID: <20201116195816.GH4739@sirena.org.uk> (raw)
In-Reply-To: <20201116061905.32431-4-michael.wei.hong.sit@intel.com>
[-- Attachment #1: Type: text/plain, Size: 650 bytes --]
On Mon, Nov 16, 2020 at 02:19:03PM +0800, Michael Sit Wei Hong wrote:
> In the Intel KeemBay solution, the DW AXI-based DMA has a limitation on
> the number of DMA blocks per transfer. In the case of 16 bit audio ASoC
> would allocate blocks exceeding the DMA block limitation.
> The ASoC layers are not aware of such DMA limitation, and the DMA engine
> does not provide an API to set the maximum number of blocks per linked link.
Can we not extend the dmaengine API so that the ASoC layer (and any
other users) can become aware of this limitation and handle it
appropriately rather than jumping straight to some client driver
specific handling?
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 488 bytes --]
next prev parent reply other threads:[~2020-11-16 19:59 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-11-16 6:19 [PATCH 0/5] This patch series enables DMA mode on Intel Keem Bay platform Michael Sit Wei Hong
2020-11-16 6:19 ` [PATCH 1/5] ASoC: Intel: KMB: Fix S24_LE configuration Michael Sit Wei Hong
2020-11-16 6:19 ` [PATCH 2/5] dt-bindings: sound: intel, keembay-i2s: Add info for device to use DMA Michael Sit Wei Hong
2020-11-16 6:19 ` [PATCH 3/5] ASoC: soc-generic-dmaengine-pcm: Add custom prepare and submit function Michael Sit Wei Hong
2020-11-16 19:58 ` Mark Brown [this message]
2020-11-16 20:10 ` Pierre-Louis Bossart
2020-11-16 21:16 ` Mark Brown
2020-11-16 6:19 ` [PATCH 4/5] ASoC: dmaengine_pcm: expose functions to header file for custom functions Michael Sit Wei Hong
2020-11-16 6:19 ` [PATCH 5/5] ASoC: Intel: KMB: Enable DMA transfer mode Michael Sit Wei Hong
2020-11-16 23:32 ` [PATCH 0/5] This patch series enables DMA mode on Intel Keem Bay platform Mark Brown
-- strict thread matches above, loose matches on Subject: below --
2020-11-16 6:14 Michael Sit Wei Hong
2020-11-16 6:14 ` [PATCH 3/5] ASoC: soc-generic-dmaengine-pcm: Add custom prepare and submit function Michael Sit Wei Hong
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20201116195816.GH4739@sirena.org.uk \
--to=broonie@kernel.org \
--cc=alsa-devel@alsa-project.org \
--cc=andriy.shevchenko@intel.com \
--cc=cezary.rojewski@intel.com \
--cc=jee.heng.sia@intel.com \
--cc=lars@metafoo.de \
--cc=liam.r.girdwood@linux.intel.com \
--cc=michael.wei.hong.sit@intel.com \
--cc=pierre-louis.bossart@linux.intel.com \
--cc=tiwai@suse.com \
--cc=vinod.koul@linux.intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.