From: "Huang, Sean Z" <sean.z.huang@intel.com>
To: Intel-gfx@lists.freedesktop.org
Subject: [Intel-gfx] [RFC-v11 00/13] Introduce Intel PXP component - Mesa single session
Date: Thu, 17 Dec 2020 13:49:18 -0800 [thread overview]
Message-ID: <20201217214931.13340-1-sean.z.huang@intel.com> (raw)
PXP (Protected Xe Path) is an i915 componment, available on
GEN12+ that helps to establish the hardware protected session
and manage the status of the alive software session, as well
as its life cycle.
This patch series is to allow the kernel space to create and
manage a single hardware session (a.k.a default session or
arbitrary session). So user can allocate the protected buffer,
which is encrypted with the leverage of the arbitrary hardware
session.
v2:
- modification based on code reivew feedbacks received
- passing pxp instead of i915 as funciton argument
- remove dead code only for multi-session
- move the pxp init call from i915_drv.c to intel_gt.c
- reove the tautology naming
v3:
- rebase to latest drm-tip
v4:
- Append the split non-mesa patch sereis (commit #14 - #21) into
this patch series
v5:
- include "intel_pxp.h" in intel_pxp_sm.h at commit #14 to fix
the build problem.
v6:
- Fix the null pointer arb_session access bug in intel_pxp_arb.c in
"04 [RFC-v5] drm/i915/pxp: Create the arbitrary session after
boot"
v7:
- Use list_for_each_entry_safe instead of list_for_each_entry
v8:
- Add MEI vtag support for PXP multi-session usage
v9:
- Fix error handling bug in commit #5 "Func to send hardware session
termination". In intel_pxp_cmd.c, we should properly assign
"err = PTR_ERR(x)" if hitting the error case "IS_ERR(x)", this is
the only change in v9.
v10
- Remove the multi session commits #14-#21, for now we would like to
keep the multi session patches as downstream.
- Adopt the code review suggestion from Wilson in commit #1
v11
- In commit #05 "drm/i915/pxp: Func to send hardware session
termination", we should not assume VCS0 is always on.
Instead we use available VCS#, could be VCS0, VCS2, etc.
Anshuman Gupta (1):
drm/i915/pxp: Add plane decryption support
Bommu Krishnaiah (2):
drm/i915/uapi: introduce drm_i915_gem_create_ext
drm/i915/pxp: User interface for Protected buffer
Huang, Sean Z (9):
drm/i915/pxp: Introduce Intel PXP component
drm/i915/pxp: set KCR reg init during the boot time
drm/i915/pxp: Implement funcs to create the TEE channel
drm/i915/pxp: Create the arbitrary session after boot
drm/i915/pxp: Func to send hardware session termination
drm/i915/pxp: Enable PXP irq worker and callback stub
drm/i915/pxp: Destroy arb session upon teardown
drm/i915/pxp: Enable PXP power management
drm/i915/pxp: Expose session state for display protection flip
Vitaly Lubart (1):
mei: pxp: export pavp client to me client bus
drivers/gpu/drm/i915/Kconfig | 22 ++
drivers/gpu/drm/i915/Makefile | 9 +
drivers/gpu/drm/i915/display/intel_sprite.c | 21 +-
drivers/gpu/drm/i915/gem/i915_gem_context.c | 15 +-
drivers/gpu/drm/i915/gem/i915_gem_context.h | 10 +
.../gpu/drm/i915/gem/i915_gem_context_types.h | 2 +-
.../gpu/drm/i915/gem/i915_gem_object_types.h | 5 +
drivers/gpu/drm/i915/gt/intel_gt.c | 4 +
drivers/gpu/drm/i915/gt/intel_gt_irq.c | 4 +
drivers/gpu/drm/i915/gt/intel_gt_pm.c | 4 +
drivers/gpu/drm/i915/gt/intel_gt_types.h | 3 +
drivers/gpu/drm/i915/i915_drv.c | 7 +-
drivers/gpu/drm/i915/i915_drv.h | 6 +
drivers/gpu/drm/i915/i915_gem.c | 63 +++-
drivers/gpu/drm/i915/i915_reg.h | 4 +-
drivers/gpu/drm/i915/pxp/intel_pxp.c | 151 ++++++++++
drivers/gpu/drm/i915/pxp/intel_pxp.h | 71 +++++
drivers/gpu/drm/i915/pxp/intel_pxp_arb.c | 209 +++++++++++++
drivers/gpu/drm/i915/pxp/intel_pxp_arb.h | 16 +
drivers/gpu/drm/i915/pxp/intel_pxp_cmd.c | 279 ++++++++++++++++++
drivers/gpu/drm/i915/pxp/intel_pxp_cmd.h | 20 ++
drivers/gpu/drm/i915/pxp/intel_pxp_context.c | 28 ++
drivers/gpu/drm/i915/pxp/intel_pxp_context.h | 15 +
drivers/gpu/drm/i915/pxp/intel_pxp_pm.c | 65 ++++
drivers/gpu/drm/i915/pxp/intel_pxp_pm.h | 31 ++
drivers/gpu/drm/i915/pxp/intel_pxp_tee.c | 170 +++++++++++
drivers/gpu/drm/i915/pxp/intel_pxp_tee.h | 20 ++
drivers/gpu/drm/i915/pxp/intel_pxp_types.h | 55 ++++
drivers/misc/mei/Kconfig | 2 +
drivers/misc/mei/Makefile | 1 +
drivers/misc/mei/pxp/Kconfig | 13 +
drivers/misc/mei/pxp/Makefile | 7 +
drivers/misc/mei/pxp/mei_pxp.c | 230 +++++++++++++++
drivers/misc/mei/pxp/mei_pxp.h | 18 ++
include/drm/i915_component.h | 1 +
include/drm/i915_pxp_tee_interface.h | 45 +++
include/uapi/drm/i915_drm.h | 66 +++++
37 files changed, 1680 insertions(+), 12 deletions(-)
create mode 100644 drivers/gpu/drm/i915/pxp/intel_pxp.c
create mode 100644 drivers/gpu/drm/i915/pxp/intel_pxp.h
create mode 100644 drivers/gpu/drm/i915/pxp/intel_pxp_arb.c
create mode 100644 drivers/gpu/drm/i915/pxp/intel_pxp_arb.h
create mode 100644 drivers/gpu/drm/i915/pxp/intel_pxp_cmd.c
create mode 100644 drivers/gpu/drm/i915/pxp/intel_pxp_cmd.h
create mode 100644 drivers/gpu/drm/i915/pxp/intel_pxp_context.c
create mode 100644 drivers/gpu/drm/i915/pxp/intel_pxp_context.h
create mode 100644 drivers/gpu/drm/i915/pxp/intel_pxp_pm.c
create mode 100644 drivers/gpu/drm/i915/pxp/intel_pxp_pm.h
create mode 100644 drivers/gpu/drm/i915/pxp/intel_pxp_tee.c
create mode 100644 drivers/gpu/drm/i915/pxp/intel_pxp_tee.h
create mode 100644 drivers/gpu/drm/i915/pxp/intel_pxp_types.h
create mode 100644 drivers/misc/mei/pxp/Kconfig
create mode 100644 drivers/misc/mei/pxp/Makefile
create mode 100644 drivers/misc/mei/pxp/mei_pxp.c
create mode 100644 drivers/misc/mei/pxp/mei_pxp.h
create mode 100644 include/drm/i915_pxp_tee_interface.h
--
2.17.1
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next reply other threads:[~2020-12-17 21:49 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-12-17 21:49 Huang, Sean Z [this message]
2020-12-17 21:49 ` [Intel-gfx] [RFC-v11 01/13] drm/i915/pxp: Introduce Intel PXP component Huang, Sean Z
2020-12-17 21:49 ` [Intel-gfx] [RFC-v11 02/13] drm/i915/pxp: set KCR reg init during the boot time Huang, Sean Z
2020-12-17 21:49 ` [Intel-gfx] [RFC-v11 03/13] drm/i915/pxp: Implement funcs to create the TEE channel Huang, Sean Z
2020-12-17 21:49 ` [Intel-gfx] [RFC-v11 04/13] drm/i915/pxp: Create the arbitrary session after boot Huang, Sean Z
2020-12-17 21:49 ` [Intel-gfx] [RFC-v11 05/13] drm/i915/pxp: Func to send hardware session termination Huang, Sean Z
2020-12-17 21:49 ` [Intel-gfx] [RFC-v11 06/13] drm/i915/pxp: Enable PXP irq worker and callback stub Huang, Sean Z
2020-12-17 21:49 ` [Intel-gfx] [RFC-v11 07/13] drm/i915/pxp: Destroy arb session upon teardown Huang, Sean Z
2020-12-17 21:49 ` [Intel-gfx] [RFC-v11 08/13] drm/i915/pxp: Enable PXP power management Huang, Sean Z
2020-12-17 21:49 ` [Intel-gfx] [RFC-v11 09/13] drm/i915/pxp: Expose session state for display protection flip Huang, Sean Z
2020-12-17 21:49 ` [Intel-gfx] [RFC-v11 10/13] mei: pxp: export pavp client to me client bus Huang, Sean Z
2020-12-17 21:49 ` [Intel-gfx] [RFC-v11 11/13] drm/i915/uapi: introduce drm_i915_gem_create_ext Huang, Sean Z
2020-12-17 21:49 ` [Intel-gfx] [RFC-v11 12/13] drm/i915/pxp: User interface for Protected buffer Huang, Sean Z
2020-12-17 21:49 ` [Intel-gfx] [RFC-v11 13/13] drm/i915/pxp: Add plane decryption support Huang, Sean Z
2020-12-17 22:26 ` [Intel-gfx] ✗ Fi.CI.BUILD: failure for Introduce Intel PXP component - Mesa single session (rev11) Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20201217214931.13340-1-sean.z.huang@intel.com \
--to=sean.z.huang@intel.com \
--cc=Intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.