From: matheus.ferst@eldorado.org.br
To: qemu-devel@nongnu.org, qemu-ppc@nongnu.org
Cc: danielhb413@gmail.com, richard.henderson@linaro.org,
groug@kaod.org, clg@kaod.org,
Matheus Ferst <matheus.ferst@eldorado.org.br>,
david@gibson.dropbear.id.au
Subject: [PATCH 26/37] target/ppc: Implement xxgenpcv[bhwd]m instruction
Date: Fri, 7 Jan 2022 15:56:42 -0300 [thread overview]
Message-ID: <20220107185653.1609775-27-matheus.ferst@eldorado.org.br> (raw)
In-Reply-To: <20220107185653.1609775-1-matheus.ferst@eldorado.org.br>
From: Matheus Ferst <matheus.ferst@eldorado.org.br>
Signed-off-by: Matheus Ferst <matheus.ferst@eldorado.org.br>
---
target/ppc/helper.h | 4 ++
target/ppc/insn32.decode | 10 ++++
target/ppc/int_helper.c | 84 +++++++++++++++++++++++++++++
target/ppc/translate/vsx-impl.c.inc | 29 ++++++++++
4 files changed, 127 insertions(+)
diff --git a/target/ppc/helper.h b/target/ppc/helper.h
index 4cf8e0747d..78025d597e 100644
--- a/target/ppc/helper.h
+++ b/target/ppc/helper.h
@@ -501,6 +501,10 @@ DEF_HELPER_3(xvrspic, void, env, vsr, vsr)
DEF_HELPER_3(xvrspim, void, env, vsr, vsr)
DEF_HELPER_3(xvrspip, void, env, vsr, vsr)
DEF_HELPER_3(xvrspiz, void, env, vsr, vsr)
+DEF_HELPER_3(XXGENPCVBM, void, vsr, avr, tl)
+DEF_HELPER_3(XXGENPCVHM, void, vsr, avr, tl)
+DEF_HELPER_3(XXGENPCVWM, void, vsr, avr, tl)
+DEF_HELPER_3(XXGENPCVDM, void, vsr, avr, tl)
DEF_HELPER_4(xxextractuw, void, env, vsr, vsr, i32)
DEF_HELPER_5(XXPERMX, void, vsr, vsr, vsr, vsr, tl)
DEF_HELPER_4(xxinsertw, void, env, vsr, vsr, i32)
diff --git a/target/ppc/insn32.decode b/target/ppc/insn32.decode
index 57fb225018..ec39fca07f 100644
--- a/target/ppc/insn32.decode
+++ b/target/ppc/insn32.decode
@@ -119,6 +119,9 @@
@X_bfl ...... bf:3 - l:1 ra:5 rb:5 ..........- &X_bfl
%x_xt 0:1 21:5
+&X_imm5 xt imm:uint8_t vrb
+@X_imm5 ...... ..... imm:5 vrb:5 .......... . &X_imm5 xt=%x_xt
+
&X_imm8 xt imm:uint8_t
@X_imm8 ...... ..... .. imm:8 .......... . &X_imm8 xt=%x_xt
@@ -553,6 +556,13 @@ XXPERMDI 111100 ..... ..... ..... 0 .. 01010 ... @XX3_dm
XXSEL 111100 ..... ..... ..... ..... 11 .... @XX4
+## VSX Vector Generate PCV
+
+XXGENPCVBM 111100 ..... ..... ..... 1110010100 . @X_imm5
+XXGENPCVHM 111100 ..... ..... ..... 1110010101 . @X_imm5
+XXGENPCVWM 111100 ..... ..... ..... 1110110100 . @X_imm5
+XXGENPCVDM 111100 ..... ..... ..... 1110110101 . @X_imm5
+
## VSX Vector Load Special Value Instruction
LXVKQ 111100 ..... 11111 ..... 0101101000 . @X_uim5
diff --git a/target/ppc/int_helper.c b/target/ppc/int_helper.c
index 7e26d68f53..2fa37a91c9 100644
--- a/target/ppc/int_helper.c
+++ b/target/ppc/int_helper.c
@@ -1210,6 +1210,90 @@ void helper_VPERMR(ppc_avr_t *r, ppc_avr_t *a, ppc_avr_t *b, ppc_avr_t *c)
*r = result;
}
+#define XXGENPCV(NAME, SZ) \
+void helper_##NAME(ppc_vsr_t *t, ppc_vsr_t *b, target_ulong imm) \
+{ \
+ ppc_vsr_t tmp = { .u64 = { 0, 0 } }; \
+ \
+ switch (imm) { \
+ case 0b00000: /* Big-Endian expansion */ \
+ /* Initialize tmp with the result of an all-zeros mask */ \
+ tmp.VsrD(0) = 0x1011121314151617; \
+ tmp.VsrD(1) = 0x18191A1B1C1D1E1F; \
+ \
+ /* Iterate over the most significant byte of each element */ \
+ for (int i = 0, j = 0; i < ARRAY_SIZE(b->u8); i += SZ) { \
+ if (b->VsrB(i) & 0x80) { \
+ /* Update each byte of the element */ \
+ for (int k = 0; k < SZ; k++) { \
+ tmp.VsrB(i + k) = j + k; \
+ } \
+ j += SZ; \
+ } \
+ } \
+ \
+ break; \
+ case 0b00001: /* Big-Endian compression */ \
+ /* Iterate over the most significant byte of each element */ \
+ for (int i = 0, j = 0; i < ARRAY_SIZE(b->u8); i += SZ) { \
+ if (b->VsrB(i) & 0x80) { \
+ /* Update each byte of the element */ \
+ for (int k = 0; k < SZ; k++) { \
+ tmp.VsrB(j + k) = i + k; \
+ } \
+ j += SZ; \
+ } \
+ } \
+ \
+ break; \
+ case 0b00010: /* Little-Endian expansion */ \
+ /* Initialize tmp with the result of an all-zeros mask */ \
+ tmp.VsrD(0) = 0x1F1E1D1C1B1A1918; \
+ tmp.VsrD(1) = 0x1716151413121110; \
+ \
+ /* Iterate over the most significant byte of each element */ \
+ for (int i = 0, j = 0; i < ARRAY_SIZE(b->u8); i += SZ) { \
+ /* Reverse indexing of "i" */ \
+ const int idx = ARRAY_SIZE(b->u8) - i - SZ; \
+ if (b->VsrB(idx) & 0x80) { \
+ /* Update each byte of the element */ \
+ for (int k = 0, rk = SZ - 1; k < SZ; k++, rk--) { \
+ tmp.VsrB(idx + rk) = j + k; \
+ } \
+ j += SZ; \
+ } \
+ } \
+ \
+ break; \
+ case 0b00011: /* Little-Endian compression */ \
+ /* Iterate over the most significant byte of each element */ \
+ for (int i = 0, j = 0; i < ARRAY_SIZE(b->u8); i += SZ) { \
+ if (b->VsrB(ARRAY_SIZE(b->u8) - i - SZ) & 0x80) { \
+ /* Update each byte of the element */ \
+ for (int k = 0, rk = SZ - 1; k < SZ; k++, rk--) { \
+ /* Reverse indexing of "j" */ \
+ const int idx = ARRAY_SIZE(b->u8) - j - SZ; \
+ tmp.VsrB(idx + rk) = i + k; \
+ } \
+ j += SZ; \
+ } \
+ } \
+ \
+ break; \
+ default: \
+ /* Translation code validates IMM before calling this helper */ \
+ g_assert_not_reached(); \
+ break; \
+ } \
+ \
+ *t = tmp; \
+}
+XXGENPCV(XXGENPCVBM, 1)
+XXGENPCV(XXGENPCVHM, 2)
+XXGENPCV(XXGENPCVWM, 4)
+XXGENPCV(XXGENPCVDM, 8)
+#undef XXGENPCV
+
#if defined(HOST_WORDS_BIGENDIAN)
#define VBPERMQ_INDEX(avr, i) ((avr)->u8[(i)])
#define VBPERMD_INDEX(i) (i)
diff --git a/target/ppc/translate/vsx-impl.c.inc b/target/ppc/translate/vsx-impl.c.inc
index d070daf435..a2721a0dff 100644
--- a/target/ppc/translate/vsx-impl.c.inc
+++ b/target/ppc/translate/vsx-impl.c.inc
@@ -1254,6 +1254,35 @@ static bool trans_XXPERMX(DisasContext *ctx, arg_8RR_XX4_uim3 *a)
return true;
}
+static bool do_xxgenpcv(DisasContext *ctx, arg_X_imm5 *a,
+ void (*gen_helper)(TCGv_ptr, TCGv_ptr, TCGv))
+{
+ TCGv_ptr xt, vrb;
+
+ REQUIRE_INSNS_FLAGS2(ctx, ISA310);
+ REQUIRE_VSX(ctx);
+
+ if (a->imm & ~0x3) {
+ gen_invalid(ctx);
+ return true;
+ }
+
+ xt = gen_vsr_ptr(a->xt);
+ vrb = gen_avr_ptr(a->vrb);
+
+ gen_helper(xt, vrb, tcg_constant_tl(a->imm));
+
+ tcg_temp_free_ptr(xt);
+ tcg_temp_free_ptr(vrb);
+
+ return true;
+}
+
+TRANS(XXGENPCVBM, do_xxgenpcv, gen_helper_XXGENPCVBM)
+TRANS(XXGENPCVHM, do_xxgenpcv, gen_helper_XXGENPCVHM)
+TRANS(XXGENPCVWM, do_xxgenpcv, gen_helper_XXGENPCVWM)
+TRANS(XXGENPCVDM, do_xxgenpcv, gen_helper_XXGENPCVDM)
+
#define GEN_VSX_HELPER_VSX_MADD(name, op1, aop, mop, inval, type) \
static void gen_##name(DisasContext *ctx) \
{ \
--
2.25.1
next prev parent reply other threads:[~2022-01-07 19:41 UTC|newest]
Thread overview: 41+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-01-07 18:56 [PATCH 00/37] target/ppc: PowerISA Vector/VSX instruction batch matheus.ferst
2022-01-07 18:56 ` [PATCH 01/37] target/ppc: Introduce TRANS*FLAGS macros matheus.ferst
2022-01-09 4:02 ` Richard Henderson
2022-01-07 18:56 ` [PATCH 02/37] target/ppc: moved vector even and odd multiplication to decodetree matheus.ferst
2022-01-07 18:56 ` [PATCH 03/37] target/ppc: Moved vector multiply high and low " matheus.ferst
2022-01-07 18:56 ` [PATCH 04/37] target/ppc: vmulh* instructions use gvec matheus.ferst
2022-01-07 18:56 ` [PATCH 05/37] target/ppc: Implement vmsumcud instruction matheus.ferst
2022-01-07 18:56 ` [PATCH 06/37] target/ppc: Implement vmsumudm instruction matheus.ferst
2022-01-07 18:56 ` [PATCH 07/37] target/ppc: Move vexts[bhw]2[wd] to decodetree matheus.ferst
2022-01-07 18:56 ` [PATCH 08/37] target/ppc: Implement vextsd2q matheus.ferst
2022-01-07 18:56 ` [PATCH 09/37] target/ppc: Move Vector Compare Equal/Not Equal/Greater Than to decodetree matheus.ferst
2022-01-07 18:56 ` [PATCH 10/37] target/ppc: Move Vector Compare Not Equal or Zero " matheus.ferst
2022-01-07 18:56 ` [PATCH 11/37] target/ppc: Implement Vector Compare Equal Quadword matheus.ferst
2022-01-07 18:56 ` [PATCH 12/37] target/ppc: Implement Vector Compare Greater Than Quadword matheus.ferst
2022-01-07 18:56 ` [PATCH 13/37] target/ppc: Implement Vector Compare Quadword matheus.ferst
2022-01-07 18:56 ` [PATCH 14/37] target/ppc: implement vstri[bh][lr] matheus.ferst
2022-01-07 18:56 ` [PATCH 15/37] target/ppc: implement vclrlb matheus.ferst
2022-01-07 18:56 ` [PATCH 16/37] target/ppc: implement vclrrb matheus.ferst
2022-01-07 18:56 ` [PATCH 17/37] target/ppc: implement vcntmb[bhwd] matheus.ferst
2022-01-07 18:56 ` [PATCH 18/37] target/ppc: implement vgnb matheus.ferst
2022-01-07 18:56 ` [PATCH 19/37] target/ppc: Move vsel and vperm/vpermr to decodetree matheus.ferst
2022-01-07 18:56 ` [PATCH 20/37] target/ppc: Move xxsel " matheus.ferst
2022-01-07 18:56 ` [PATCH 21/37] target/ppc: move xxperm/xxpermr " matheus.ferst
2022-01-07 18:56 ` [PATCH 22/37] target/ppc: Move xxpermdi " matheus.ferst
2022-01-07 18:56 ` [PATCH 23/37] target/ppc: Implement xxpermx instruction matheus.ferst
2022-01-07 18:56 ` [PATCH 24/37] tcg/tcg-op-gvec.c: Introduce tcg_gen_gvec_4i matheus.ferst
2022-01-07 18:56 ` [PATCH 25/37] target/ppc: Implement xxeval matheus.ferst
2022-01-07 18:56 ` matheus.ferst [this message]
2022-01-07 18:56 ` [PATCH 27/37] target/ppc: move xs[n]madd[am][ds]p/xs[n]msub[am][ds]p to decodetree matheus.ferst
2022-01-07 18:56 ` [PATCH 28/37] target/ppc: implement xs[n]maddqp[o]/xs[n]msubqp[o] matheus.ferst
2022-01-07 18:56 ` [PATCH 29/37] target/ppc: Implement xvtlsbb instruction matheus.ferst
2022-01-07 18:56 ` [PATCH 30/37] target/ppc: Refactor VSX_SCALAR_CMP_DP matheus.ferst
2022-01-07 18:56 ` [PATCH 31/37] target/ppc: Implement xscmp{eq,ge,gt}qp matheus.ferst
2022-01-07 18:56 ` [PATCH 32/37] target/ppc: Implement do_helper_XX3 and move xxperm* to use it matheus.ferst
2022-01-07 18:56 ` [PATCH 33/37] target/ppc: Move xscmp{eq,ge,gt,ne}dp to decodetree matheus.ferst
2022-01-07 18:56 ` [PATCH 34/37] target/ppc: Move xs{max, min}[cj]dp to use do_helper_XX3 matheus.ferst
2022-01-07 18:56 ` [PATCH 35/37] target/ppc: Refactor VSX_MAX_MINC helper matheus.ferst
2022-01-07 18:56 ` [PATCH 36/37] target/ppc: Implement xs{max,min}cqp matheus.ferst
2022-01-07 18:56 ` [PATCH 37/37] target/ppc: Implement xvcvbf16spn and xvcvspbf16 instructions matheus.ferst
2022-01-10 14:51 ` [PATCH 00/37] target/ppc: PowerISA Vector/VSX instruction batch Daniel Henrique Barboza
2022-01-24 17:01 ` Cédric Le Goater
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220107185653.1609775-27-matheus.ferst@eldorado.org.br \
--to=matheus.ferst@eldorado.org.br \
--cc=clg@kaod.org \
--cc=danielhb413@gmail.com \
--cc=david@gibson.dropbear.id.au \
--cc=groug@kaod.org \
--cc=qemu-devel@nongnu.org \
--cc=qemu-ppc@nongnu.org \
--cc=richard.henderson@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.