From: Ansuel Smith <ansuelsmth@gmail.com>
To: Andy Gross <agross@kernel.org>,
Bjorn Andersson <bjorn.andersson@linaro.org>,
Rob Herring <robh+dt@kernel.org>,
linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org
Cc: Ansuel Smith <ansuelsmth@gmail.com>
Subject: [PATCH 12/17] ARM: dts: qcom: add opp table for cpu and l2 for ipq8064
Date: Tue, 18 Jan 2022 02:20:42 +0100 [thread overview]
Message-ID: <20220118012051.21691-13-ansuelsmth@gmail.com> (raw)
In-Reply-To: <20220118012051.21691-1-ansuelsmth@gmail.com>
Add opp table for cpu and l2 cache. The l2 cache won't work as it would
require a dedicated cpufreq driver to scale cache with core.
Opp-level is set based on the logic of
0: idle level
1: normal level
2: turbo level
Signed-off-by: Ansuel Smith <ansuelsmth@gmail.com>
---
arch/arm/boot/dts/qcom-ipq8064.dtsi | 99 +++++++++++++++++++++++++++++
1 file changed, 99 insertions(+)
diff --git a/arch/arm/boot/dts/qcom-ipq8064.dtsi b/arch/arm/boot/dts/qcom-ipq8064.dtsi
index 6f9075489e58..1e6297d6f302 100644
--- a/arch/arm/boot/dts/qcom-ipq8064.dtsi
+++ b/arch/arm/boot/dts/qcom-ipq8064.dtsi
@@ -48,6 +48,105 @@ L2: l2-cache {
};
};
+ opp_table_l2: opp_table_l2 {
+ compatible = "operating-points-v2";
+
+ opp-384000000 {
+ opp-hz = /bits/ 64 <384000000>;
+ opp-microvolt = <1100000>;
+ clock-latency-ns = <100000>;
+ opp-level = <0>;
+ };
+
+ opp-1000000000 {
+ opp-hz = /bits/ 64 <1000000000>;
+ opp-microvolt = <1100000>;
+ clock-latency-ns = <100000>;
+ opp-level = <1>;
+ };
+
+ opp-1200000000 {
+ opp-hz = /bits/ 64 <1200000000>;
+ opp-microvolt = <1150000>;
+ clock-latency-ns = <100000>;
+ opp-level = <2>;
+ };
+ };
+
+ opp_table0: opp_table0 {
+ compatible = "operating-points-v2-kryo-cpu";
+ nvmem-cells = <&speedbin_efuse>;
+
+ /*
+ * Voltage thresholds are <target min max>
+ */
+ opp-384000000 {
+ opp-hz = /bits/ 64 <384000000>;
+ opp-microvolt-speed0-pvs0-v0 = <1000000 950000 1050000>;
+ opp-microvolt-speed0-pvs1-v0 = <925000 878750 971250>;
+ opp-microvolt-speed0-pvs2-v0 = <875000 831250 918750>;
+ opp-microvolt-speed0-pvs3-v0 = <800000 760000 840000>;
+ opp-supported-hw = <0x1>;
+ clock-latency-ns = <100000>;
+ opp-level = <0>;
+ };
+
+ opp-600000000 {
+ opp-hz = /bits/ 64 <600000000>;
+ opp-microvolt-speed0-pvs0-v0 = <1050000 997500 1102500>;
+ opp-microvolt-speed0-pvs1-v0 = <975000 926250 1023750>;
+ opp-microvolt-speed0-pvs2-v0 = <925000 878750 971250>;
+ opp-microvolt-speed0-pvs3-v0 = <850000 807500 892500>;
+ opp-supported-hw = <0x1>;
+ clock-latency-ns = <100000>;
+ opp-level = <1>;
+ };
+
+ opp-800000000 {
+ opp-hz = /bits/ 64 <800000000>;
+ opp-microvolt-speed0-pvs0-v0 = <1100000 1045000 1155000>;
+ opp-microvolt-speed0-pvs1-v0 = <1025000 973750 1076250>;
+ opp-microvolt-speed0-pvs2-v0 = <995000 945250 1044750>;
+ opp-microvolt-speed0-pvs3-v0 = <900000 855000 945000>;
+ opp-supported-hw = <0x1>;
+ clock-latency-ns = <100000>;
+ opp-level = <1>;
+ };
+
+ opp-1000000000 {
+ opp-hz = /bits/ 64 <1000000000>;
+ opp-microvolt-speed0-pvs0-v0 = <1150000 1092500 1207500>;
+ opp-microvolt-speed0-pvs1-v0 = <1075000 1021250 1128750>;
+ opp-microvolt-speed0-pvs2-v0 = <1025000 973750 1076250>;
+ opp-microvolt-speed0-pvs3-v0 = <950000 902500 997500>;
+ opp-supported-hw = <0x1>;
+ clock-latency-ns = <100000>;
+ opp-level = <1>;
+ };
+
+ opp-1200000000 {
+ opp-hz = /bits/ 64 <1200000000>;
+ opp-microvolt-speed0-pvs0-v0 = <1200000 1140000 1260000>;
+ opp-microvolt-speed0-pvs1-v0 = <1125000 1068750 1181250>;
+ opp-microvolt-speed0-pvs2-v0 = <1075000 1021250 1128750>;
+ opp-microvolt-speed0-pvs3-v0 = <1000000 950000 1050000>;
+ opp-supported-hw = <0x1>;
+ clock-latency-ns = <100000>;
+ opp-level = <2>;
+ };
+
+ opp-1400000000 {
+ opp-hz = /bits/ 64 <1400000000>;
+ opp-microvolt-speed0-pvs0-v0 = <1250000 1187500 1312500>;
+ opp-microvolt-speed0-pvs1-v0 = <1175000 1116250 1233750>;
+ opp-microvolt-speed0-pvs2-v0 = <1125000 1068750 1181250>;
+ opp-microvolt-speed0-pvs3-v0 = <1050000 997500 1102500>;
+ opp-supported-hw = <0x1>;
+ clock-latency-ns = <100000>;
+ opp-level = <2>;
+ };
+ };
+
thermal-zones {
sensor0-thermal {
polling-delay-passive = <0>;
--
2.33.1
next prev parent reply other threads:[~2022-01-18 1:38 UTC|newest]
Thread overview: 30+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-01-18 1:20 [PATCH 00/17] Multiple addition to ipq8064 dtsi Ansuel Smith
2022-01-18 1:20 ` [PATCH 01/17] ARM: dts: qcom: add multiple missing pin definition for ipq8064 Ansuel Smith
2022-01-18 1:20 ` [PATCH 02/17] ARM: dts: qcom: add gsbi6 missing " Ansuel Smith
2022-02-01 14:37 ` Jonathan McDowell
2022-01-18 1:20 ` [PATCH 03/17] ARM: dts: qcom: add missing rpm regulators and cells " Ansuel Smith
2022-01-31 22:46 ` Bjorn Andersson
2022-02-01 14:39 ` Jonathan McDowell
2022-02-01 21:58 ` Ansuel Smith
2022-02-02 8:03 ` Jonathan McDowell
2022-01-18 1:20 ` [PATCH 04/17] ARM: dts: qcom: add missing snps,dwmac compatible for gmac ipq8064 Ansuel Smith
2022-01-18 1:20 ` [PATCH 05/17] ARM: dts: qcom: enable usb phy by default for ipq8064 Ansuel Smith
2022-01-18 1:20 ` [PATCH 06/17] ARM: dts: qcom: reduce pci IO size to 64K " Ansuel Smith
2022-01-18 1:20 ` [PATCH 07/17] ARM: dts: qcom: fix dtc warning for missing #address-cells " Ansuel Smith
2022-01-18 1:20 ` [PATCH 08/17] ARM: dts: qcom: add smem node " Ansuel Smith
2022-01-18 1:20 ` [PATCH 09/17] ARM: dts: qcom: add saw for l2 cache and kraitcc " Ansuel Smith
2022-01-18 1:20 ` [PATCH 10/17] ARM: dts: qcom: add sic non secure node " Ansuel Smith
2022-01-18 1:20 ` [PATCH 11/17] ARM: dts: qcom: fix and add some missing gsbi " Ansuel Smith
2022-01-18 1:20 ` Ansuel Smith [this message]
2022-01-31 22:49 ` [PATCH 12/17] ARM: dts: qcom: add opp table for cpu and l2 " Bjorn Andersson
2022-02-01 21:56 ` Ansuel Smith
2022-01-18 1:20 ` [PATCH 13/16] ARM: dts: qcom: add multiple missing binding " Ansuel Smith
2022-01-18 1:20 ` [PATCH 13/17] ARM: dts: qcom: add speedbin efuse nvmem binding Ansuel Smith
2022-01-18 1:20 ` [PATCH 14/17] ARM: dts: qcom: add multiple missing binding for cpu and l2 for ipq8064 Ansuel Smith
2022-01-18 1:20 ` [PATCH 14/16] ARM: dts: qcom: remove redundant binding from ipq8064 rb3011 dts Ansuel Smith
2022-01-18 1:20 ` [PATCH 15/16] ARM: dts: qcom: add ipq8064-v2.0 dtsi Ansuel Smith
2022-01-18 1:20 ` [PATCH 15/17] ARM: dts: qcom: remove redundant binding from ipq8064 rb3011 dts Ansuel Smith
2022-01-18 1:20 ` [PATCH 16/17] ARM: dts: qcom: add ipq8064-v2.0 dtsi Ansuel Smith
2022-01-18 1:20 ` [PATCH 16/16] ARM: dts: qcom: add ipq8065 dtsi Ansuel Smith
2022-01-18 1:20 ` [PATCH 17/17] " Ansuel Smith
2022-01-31 22:51 ` [PATCH 00/17] Multiple addition to ipq8064 dtsi Bjorn Andersson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220118012051.21691-13-ansuelsmth@gmail.com \
--to=ansuelsmth@gmail.com \
--cc=agross@kernel.org \
--cc=bjorn.andersson@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=robh+dt@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.