From: wens@csie.org (Chen-Yu Tsai)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v2 1/2] arm: dts: sun8i: a23/a33: declare NAND pins
Date: Tue, 27 Mar 2018 10:46:15 +0800 [thread overview]
Message-ID: <CAGb2v67_9GnJxQT5sP6Rne_mqYr==_yD6=jO1YT8zF3qATja5Q@mail.gmail.com> (raw)
In-Reply-To: <20180326212820.20637-2-miquel.raynal@bootlin.com>
On Tue, Mar 27, 2018 at 5:28 AM, Miquel Raynal
<miquel.raynal@bootlin.com> wrote:
> Declare NAND pins (bus, chip select and ready/busy) for a23/a33 SoCs.
>
> Signed-off-by: Miquel Raynal <miquel.raynal@bootlin.com>
> ---
> arch/arm/boot/dts/sun8i-a23-a33.dtsi | 27 +++++++++++++++++++++++++++
> 1 file changed, 27 insertions(+)
>
> diff --git a/arch/arm/boot/dts/sun8i-a23-a33.dtsi b/arch/arm/boot/dts/sun8i-a23-a33.dtsi
> index 971f9be699a7..0308e8b21ea5 100644
> --- a/arch/arm/boot/dts/sun8i-a23-a33.dtsi
> +++ b/arch/arm/boot/dts/sun8i-a23-a33.dtsi
> @@ -315,6 +315,33 @@
> bias-pull-up;
> };
>
> + nand_pins: nand-pins {
> + pins = "PC0", "PC1", "PC2", "PC5",
> + "PC8", "PC9", "PC10", "PC11",
> + "PC12", "PC13", "PC14", "PC15";
> + function = "nand0";
> + };
> +
> + nand_pins_cs0: nand-pins-cs0 {
> + pins = "PC4";
> + function = "nand0";
> + };
> +
> + nand_pins_cs1: nand-pins-cs1 {
> + pins = "PC3";
> + function = "nand0";
> + };
> +
> + nand_pins_rb0: nand-pins-rb0 {
> + pins = "PC6";
> + function = "nand0";
> + };
> +
> + nand_pins_rb1: nand-pins-rb1 {
> + pins = "PC7";
> + function = "nand0";
> + };
> +
The CS and RB pins are pulled up by default in the PIO
hardware reset values. But you should make them explicit,
especially since you likely don't know if there are external
pull-ups on these lines. I suppose you could set them to _not_
pull-up and see if things still work.
ChenYu
> pwm0_pins: pwm0 {
> pins = "PH0";
> function = "pwm0";
> --
> 2.14.1
>
next prev parent reply other threads:[~2018-03-27 2:46 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-03-26 21:28 [PATCH v2 0/2] Add Nintendo NES/SuperNES classic support Miquel Raynal
2018-03-26 21:28 ` [PATCH v2 1/2] arm: dts: sun8i: a23/a33: declare NAND pins Miquel Raynal
2018-03-27 2:46 ` Chen-Yu Tsai [this message]
2018-03-26 21:28 ` [PATCH v2 2/2] arm: dts: nes: add Nintendo NES/SuperNES Classic Edition support Miquel Raynal
2018-03-27 2:38 ` Chen-Yu Tsai
2018-03-27 6:51 ` Maxime Ripard
2018-04-21 16:39 ` Miquel Raynal
2018-04-21 16:25 ` Miquel Raynal
2018-03-27 2:12 ` [PATCH v2 0/2] Add Nintendo NES/SuperNES classic support Chen-Yu Tsai
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to='CAGb2v67_9GnJxQT5sP6Rne_mqYr==_yD6=jO1YT8zF3qATja5Q@mail.gmail.com' \
--to=wens@csie.org \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.