From mboxrd@z Thu Jan  1 00:00:00 1970
From: Auer, Lukas <lukas.auer@aisec.fraunhofer.de>
Date: Wed, 6 Mar 2019 12:15:40 +0000
Subject: [U-Boot] [PATCH v2 0/9] SMP support for RISC-V
In-Reply-To: <mvmef7kxlcg.fsf@suse.de>
References: <20190305225331.1353-1-lukas.auer@aisec.fraunhofer.de>
 <MN2PR04MB60618B048C44117C238D63428D730@MN2PR04MB6061.namprd04.prod.outlook.com>
 <43f4d91c1ae43e5eea5222ad15c2671a6421866f.camel@aisec.fraunhofer.de>
 <MN2PR04MB60615039D9B1F40BE40C8B458D730@MN2PR04MB6061.namprd04.prod.outlook.com>
 <mvmva0wxod5.fsf@suse.de>
 <MN2PR04MB60619BC46BB9F9804BE184E58D730@MN2PR04MB6061.namprd04.prod.outlook.com>
 <mvmimwwxm04.fsf@suse.de>
 <CAAhSdy2DOgiUo0fgAJwb6aMABF4yrNPoTxbJMc-KzXb8x03JWQ@mail.gmail.com>
 <mvmef7kxlcg.fsf@suse.de>
Message-ID: <05c785e234b2aaf33892369376883c010a765cff.camel@aisec.fraunhofer.de>
List-Id: <u-boot.lists.denx.de>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 8bit
To: u-boot@lists.denx.de

On Wed, 2019-03-06 at 13:01 +0100, Andreas Schwab wrote:
> On Mär 06 2019, Anup Patel <anup@brainfault.org> wrote:
> 
> > On Wed, Mar 6, 2019 at 5:17 PM Andreas Schwab <schwab@suse.de>
> > wrote:
> > > On Mär 06 2019, Anup Patel <Anup.Patel@wdc.com> wrote:
> > > 
> > > > > -----Original Message-----
> > > > > From: Andreas Schwab <schwab@suse.de>
> > > > > Sent: Wednesday, March 6, 2019 4:27 PM
> > > > > To: Anup Patel <Anup.Patel@wdc.com>
> > > > > Cc: Auer, Lukas <lukas.auer@aisec.fraunhofer.de>; 
> > > > > u-boot at lists.denx.de;
> > > > > paul.walmsley at sifive.com; agraf at suse.de; anup at brainfault.org;
> > > > > baruch at tkos.co.il; daniel.schwierzeck at gmail.com; 
> > > > > bmeng.cn at gmail.com;
> > > > > rick at andestech.com; sr at denx.de; palmer at sifive.com; Atish
> > > > > Patra
> > > > > <Atish.Patra@wdc.com>
> > > > > Subject: Re: [PATCH v2 0/9] SMP support for RISC-V
> > > > > 
> > > > > Apparently sometimes u-boot tries to boot the kernel on heart
> > > > > 0 (the E51
> > > > > core), which will then fail to start userspace, since that
> > > > > cannot cope with the
> > > > > missing fpu.
> > > > 
> > > > That's not possible
> > > 
> > > Yes, it is.
> > > 
> > > 
> > > OpenSBI v0.3 (Mar  6 2019 10:55:01)
> > >    ____                    _____ ____ _____
> > >   / __ \                  / ____|  _ \_   _|
> > >  | |  | |_ __   ___ _ __ | (___ | |_) || |
> > >  | |  | | '_ \ / _ \ '_ \ \___ \|  _ < | |
> > >  | |__| | |_) |  __/ | | |____) | |_) || |_
> > >   \____/| .__/ \___|_| |_|_____/|____/_____|
> > >         | |
> > >         |_|
> > > 
> > > Platform Name          : SiFive Freedom U540
> > > Platform HART Features : RV64ACDFIMSU
> > > Platform Max HARTs     : 5
> > > Current Hart           : 2
> > > Firmware Base          : 0x80000000
> > > Firmware Size          : 88 KB
> > > Runtime SBI Version    : 0.1
> > > 
> > > PMP0: 0x0000000080000000-0x000000008001ffff (A)
> > > PMP1: 0x0000000000000000-0x0000007fffffffff (A,R,W,X)
> > > 
> > > 
> > > U-Boot 2019.04-rc3-00010-g3ea5582c09 (Mar 06 2019 - 10:06:10
> > > +0100)
> > > 
> > > CPU:   rv64imac
> > > Model: sifive,hifive-unleashed-a00
> > > DRAM:  8 GiB
> > 
> > How does this prove that U-Boot is booting on HART 0?
> 
> See the CPU isa.
> 

Interesting.. U-Boot assumes that it can run on any core it is started
on. In this case, OpenSBI must have booted its payload on hart 0.

Lukas