* [U-Boot] [PATCH] ARMV7: Add support for TRATS board
@ 2012-01-05 4:48 HeungJun, Kim
2012-01-10 9:00 ` [U-Boot] [PATCH v3 0/3] ARMV7: Exynos4: " HeungJun, Kim
` (2 more replies)
0 siblings, 3 replies; 21+ messages in thread
From: HeungJun, Kim @ 2012-01-05 4:48 UTC (permalink / raw)
To: u-boot
This patch adds support for Samsung TRATS board
Signed-off-by: HeungJun, Kim <riverful.kim@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
---
MAINTAINERS | 4 +
board/samsung/trats/Makefile | 44 ++++
board/samsung/trats/lowlevel_init.S | 284 +++++++++++++++++++++
board/samsung/trats/trats.c | 246 +++++++++++++++++++
board/samsung/trats/trats_setup.h | 460 +++++++++++++++++++++++++++++++++++
boards.cfg | 1 +
include/configs/trats.h | 222 +++++++++++++++++
7 files changed, 1261 insertions(+), 0 deletions(-)
create mode 100644 board/samsung/trats/Makefile
create mode 100644 board/samsung/trats/lowlevel_init.S
create mode 100644 board/samsung/trats/trats.c
create mode 100644 board/samsung/trats/trats_setup.h
create mode 100644 include/configs/trats.h
diff --git a/MAINTAINERS b/MAINTAINERS
index a56ca10..c856c59 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -700,6 +700,10 @@ Minkyu Kang <mk7.kang@samsung.com>
s5p_goni ARM ARMV7 (S5PC110 SoC)
s5pc210_universal ARM ARMV7 (EXYNOS4210 SoC)
+Heungjun Kim <riverful.kim@samsung.com>
+
+ trats ARM ARMV7 (EXYNOS4210 SoC)
+
Chander Kashyap <k.chander@samsung.com>
origen ARM ARMV7 (EXYNOS4210 SoC)
diff --git a/board/samsung/trats/Makefile b/board/samsung/trats/Makefile
new file mode 100644
index 0000000..5a31a7b
--- /dev/null
+++ b/board/samsung/trats/Makefile
@@ -0,0 +1,44 @@
+#
+# Copyright (C) 2010 Samsung Electronics
+# Heungjun Kim <riverful.kim@samsung.com>
+#
+# See file CREDITS for list of people who contributed to this
+# project.
+#
+# This program is free software; you can redistribute it and/or modify
+# it under the terms of the GNU General Public License version 2 as
+# published by the Free Software Foundation.
+#
+# This program is distributed in the hope that it will be useful,
+# but WITHOUT ANY WARRANTY; without even the implied warranty of
+# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+# GNU General Public License for more details.
+#
+# You should have received a copy of the GNU General Public License
+# along with this program; if not, write to the Free Software
+# Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+# MA 02111-1307 USA
+#
+
+include $(TOPDIR)/config.mk
+
+LIB = $(obj)lib$(BOARD).o
+
+COBJS-y := trats.o
+SOBJS := lowlevel_init.o
+
+SRCS := $(SOBJS:.o=.S) $(COBJS-y:.o=.c)
+OBJS := $(addprefix $(obj),$(COBJS-y))
+SOBJS := $(addprefix $(obj),$(SOBJS))
+
+$(LIB): $(obj).depend $(SOBJS) $(OBJS)
+ $(call cmd_link_o_target, $(SOBJS) $(OBJS))
+
+#########################################################################
+
+# defines $(obj).depend target
+include $(SRCTREE)/rules.mk
+
+sinclude $(obj).depend
+
+#########################################################################
diff --git a/board/samsung/trats/lowlevel_init.S b/board/samsung/trats/lowlevel_init.S
new file mode 100644
index 0000000..7b8e15b
--- /dev/null
+++ b/board/samsung/trats/lowlevel_init.S
@@ -0,0 +1,284 @@
+/*
+ * Lowlevel setup for TRATS board based on EXYNOS4210
+ *
+ * Copyright (C) 2010 Samsung Electronics
+ * Heungjun Kim <riverful.kim@samsung.com>
+ * Kyungmin Park <kyungmin.park@samsung.com>
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#include <config.h>
+#include <version.h>
+#include <asm/arch/cpu.h>
+#include <asm/arch/clock.h>
+#include "trats_setup.h"
+
+/*
+ * Register usages:
+ *
+ * r5 has zero always
+ * r7 has GPIO part1 base 0x11400000
+ * r6 has GPIO part2 base 0x11000000
+ */
+
+ .globl lowlevel_init
+lowlevel_init:
+ push {lr}
+
+ /* r5 has always zero */
+ mov r5, #0
+ ldr r7, =EXYNOS4_GPIO_PART1_BASE
+ ldr r6, =EXYNOS4_GPIO_PART2_BASE
+
+ /*
+ * PMIC manual reset
+ * nPOWER: XEINT_23: GPX2[7]
+ */
+ ldr r1, =EXYNOS4_GPIO_X2_CON_VAL
+ str r1, [r6, #EXYNOS4_GPIO_X2_CON_OFFSET]
+ ldr r1, =EXYNOS4_GPIO_X2_DAT_VAL
+ str r1, [r6, #EXYNOS4_GPIO_X2_DAT_OFFSET]
+
+ /* init system clock */
+ bl system_clock_init
+
+ /* Disable Watchdog */
+ ldr r0, =EXYNOS4_WATCHDOG_BASE
+ str r5, [r0]
+
+ /* UART */
+ bl uart_asm_init
+
+ /* PMU init */
+ bl system_power_init
+
+ pop {pc}
+ nop
+ nop
+ nop
+
+/*
+ * uart_asm_init: Initialize UART's pins
+ */
+uart_asm_init:
+ /*
+ * setup UART0-UART4 GPIOs (part1)
+ * GPA1CON[3] = I2C_3_SCL (3)
+ * GPA1CON[2] = I2C_3_SDA (3)
+ */
+ mov r0, r7
+ ldr r1, =EXYNOS4_GPIO_A0_CON_VAL
+ str r1, [r0, #EXYNOS4_GPIO_A0_CON_OFFSET]
+ ldr r1, =EXYNOS4_GPIO_A1_CON_VAL
+ str r1, [r0, #EXYNOS4_GPIO_A1_CON_OFFSET]
+
+ /* UART_SEL GPY4[7] (part2) at EXYNOS4 */
+ ldr r1, =EXYNOS4_GPIO_Y4_CON_VAL
+ str r1, [r6, #EXYNOS4_GPIO_Y4_CON_OFFSET]
+ ldr r1, =EXYNOS4_GPIO_Y4_PUD_VAL
+ str r1, [r6, #EXYNOS4_GPIO_Y4_PUD_OFFSET]
+ ldr r1, =EXYNOS4_GPIO_Y4_DAT_VAL
+ str r1, [r6, #EXYNOS4_GPIO_Y4_DAT_OFFSET]
+
+ mov pc, lr
+ nop
+ nop
+ nop
+
+system_clock_init:
+ ldr r0, =EXYNOS4_CLOCK_BASE
+
+ /* APLL(1), MPLL(1), CORE(0), HPM(0) */
+ ldr r1, =CLK_SRC_CPU_VAL
+ ldr r2, =CLK_SRC_CPU_OFFSET
+ str r1, [r0, r2]
+
+ /* wait ?us */
+ mov r1, #0x10000
+1: subs r1, r1, #1
+ bne 1b
+
+ /*
+ * CLK_SRC_TOP0
+ * MUX_VPLL_SEL[8] 0: FINPLL, 1: FOUTVPLL
+ * MUX_EPLL_SEL[4] 0: FINPLL, 1: FOUTEPLL
+ */
+ ldr r1, =CLK_SRC_TOP0_VAL
+ ldr r2, =CLK_SRC_TOP0_OFFSET
+ str r1, [r0, r2]
+ /* SATA: SCLKMPLL(0), MMC[0:4]: SCLKMPLL(6) */
+ ldr r1, =CLK_SRC_FSYS_VAL
+ ldr r2, =CLK_SRC_FSYS_OFFSET
+ str r1, [r0, r2]
+ /* UART[0:5] */
+ ldr r1, =CLK_SRC_PERIL0_VAL
+ ldr r2, =CLK_SRC_PERIL0_OFFSET
+ str r1, [r0, r2]
+ /* CPU0: CORE, COREM0, COREM1, PERI, ATB, PCLK_DBG, APLL */
+ ldr r1, =CLK_DIV_CPU0_VAL
+ ldr r2, =CLK_DIV_CPU0_OFFSET
+ str r1, [r0, r2]
+ /* CPU1: COPY, HPM */
+ ldr r1, =CLK_DIV_CPU1_VAL
+ ldr r2, =CLK_DIV_CPU1_OFFSET
+ str r1, [r0, r2]
+ /* DMC0: ACP, ACP_PCLK, DPHY, DMC, DMCD, DMCP, COPY2 CORE_TIMER */
+ ldr r1, =CLK_DIV_DMC0_VAL
+ ldr r2, =CLK_DIV_DMC0_OFFSET
+ str r1, [r0, r2]
+ /* DMC1: PWI, DVSEM, DPM */
+ ldr r1, =CLK_DIV_DMC1_VAL
+ ldr r2, =CLK_DIV_DMC1_OFFSET
+ str r1, [r0, r2]
+ /* LEFTBUS: GDL, GPL */
+ ldr r1, =CLK_DIV_LEFTBUS_VAL
+ ldr r2, =CLK_DIV_LEFTBUS_OFFSET
+ str r1, [r0, r2]
+ /* RIGHHTBUS: GDR, GPR */
+ ldr r1, =CLK_DIV_RIGHTBUS_VAL
+ ldr r2, =CLK_DIV_RIGHTBUS_OFFSET
+ str r1, [r0, r2]
+
+ /*
+ * CLK_DIV_TOP
+ * ACLK_200, ACLK_100, ACLK_160, ACLK_133,
+ */
+ ldr r1, =CLK_DIV_TOP_VAL
+ ldr r2, =CLK_DIV_TOP_OFFSET
+ str r1, [r0, r2]
+ /* MMC[0:1] */
+ ldr r1, =CLK_DIV_FSYS1_VAL
+ ldr r2, =CLK_DIV_FSYS1_OFFSET
+ str r1, [r0, r2]
+ /* MMC[2:3] */
+ ldr r1, =CLK_DIV_FSYS2_VAL
+ ldr r2, =CLK_DIV_FSYS2_OFFSET
+ str r1, [r0, r2]
+ /* MMC4 */
+ ldr r1, =CLK_DIV_FSYS3_VAL
+ ldr r2, =CLK_DIV_FSYS3_OFFSET
+ str r1, [r0, r2]
+ /* UART[0:5] */
+ ldr r1, =CLK_DIV_PERIL0_VAL
+ ldr r2, =CLK_DIV_PERIL0_OFFSET
+ str r1, [r0, r2]
+
+ /* PLL Setting */
+ ldr r1, =PLL_LOCKTIME
+ ldr r2, =APLL_LOCK_OFFSET
+ str r1, [r0, r2]
+ ldr r2, =MPLL_LOCK_OFFSET
+ str r1, [r0, r2]
+ ldr r2, =EPLL_LOCK_OFFSET
+ str r1, [r0, r2]
+ ldr r2, =VPLL_LOCK_OFFSET
+ str r1, [r0, r2]
+
+ /* APLL */
+ ldr r1, =APLL_CON1_VAL
+ ldr r2, =APLL_CON1_OFFSET
+ str r1, [r0, r2]
+ ldr r1, =APLL_CON0_VAL
+ ldr r2, =APLL_CON0_OFFSET
+ str r1, [r0, r2]
+ /* MPLL */
+ ldr r1, =MPLL_CON1_VAL
+ ldr r2, =MPLL_CON1_OFFSET
+ str r1, [r0, r2]
+ ldr r1, =MPLL_CON0_VAL
+ ldr r2, =MPLL_CON0_OFFSET
+ str r1, [r0, r2]
+ /* EPLL */
+ ldr r1, =EPLL_CON1_VAL
+ ldr r2, =EPLL_CON1_OFFSET
+ str r1, [r0, r2]
+ ldr r1, =EPLL_CON0_VAL
+ ldr r2, =EPLL_CON0_OFFSET
+ str r1, [r0, r2]
+ /* VPLL */
+ ldr r1, =VPLL_CON1_VAL
+ ldr r2, =VPLL_CON1_OFFSET
+ str r1, [r0, r2]
+ ldr r1, =VPLL_CON0_VAL
+ ldr r2, =VPLL_CON0_OFFSET
+ str r1, [r0, r2]
+
+ /* Clock Gating */
+ ldr r1, =CLK_GATE_IP_CAM_VAL
+ ldr r2, =CLK_GATE_IP_CAM_OFFSET
+ str r1, [r0, r2]
+ ldr r1, =CLK_GATE_IP_VP_VAL
+ ldr r2, =CLK_GATE_IP_VP_OFFSET
+ str r1, [r0, r2]
+ ldr r1, =CLK_GATE_IP_MFC_VAL
+ ldr r2, =CLK_GATE_IP_MFC_OFFSET
+ str r1, [r0, r2]
+ ldr r1, =CLK_GATE_IP_G3D_VAL
+ ldr r2, =CLK_GATE_IP_G3D_OFFSET
+ str r1, [r0, r2]
+ ldr r1, =CLK_GATE_IP_IMAGE_VAL
+ ldr r2, =CLK_GATE_IP_IMAGE_OFFSET
+ str r1, [r0, r2]
+ ldr r1, =CLK_GATE_IP_LCD0_VAL
+ ldr r2, =CLK_GATE_IP_LCD0_OFFSET
+ str r1, [r0, r2]
+ ldr r1, =CLK_GATE_IP_LCD1_VAL
+ ldr r2, =CLK_GATE_IP_LCD1_OFFSET
+ str r1, [r0, r2]
+ ldr r1, =CLK_GATE_IP_FSYS_VAL
+ ldr r2, =CLK_GATE_IP_FSYS_OFFSET
+ str r1, [r0, r2]
+ ldr r1, =CLK_GATE_IP_GPS_VAL
+ ldr r2, =CLK_GATE_IP_GPS_OFFSET
+ str r1, [r0, r2]
+ ldr r1, =CLK_GATE_IP_PERIL_VAL
+ ldr r2, =CLK_GATE_IP_PERIL_OFFSET
+ str r1, [r0, r2]
+ ldr r1, =CLK_GATE_IP_PERIR_VAL
+ ldr r2, =CLK_GATE_IP_PERIR_OFFSET
+ str r1, [r0, r2]
+ ldr r1, =CLK_GATE_BLOCK_VAL
+ ldr r2, =CLK_GATE_BLOCK_OFFSET
+ str r1, [r0, r2]
+ mov pc, lr
+ nop
+ nop
+ nop
+
+system_power_init:
+ ldr r0, =EXYNOS4_POWER_BASE
+
+ /* PS HOLD */
+ ldr r1, =EXYNOS4_PS_HOLD_CON_VAL
+ ldr r2, =EXYNOS4_PS_HOLD_CON_OFFSET
+ str r1, [r0, r2]
+
+ /* Power Down */
+ add r2, r0, #POWER_DOWN_OFFSET
+ str r5, [r2, #POWER_TV_CONFIGURATION_OFFSET]
+ str r5, [r2, #POWER_MFC_CONFIGURATION_OFFSET]
+ str r5, [r2, #POWER_G3D_CONFIGURATION_OFFSET]
+ str r5, [r2, #POWER_LCD_CONFIGURATION_OFFSET]
+ str r5, [r2, #POWER_GPS_CONFIGURATION_OFFSET]
+
+ mov pc, lr
+ nop
+ nop
+ nop
+
diff --git a/board/samsung/trats/trats.c b/board/samsung/trats/trats.c
new file mode 100644
index 0000000..7639d60
--- /dev/null
+++ b/board/samsung/trats/trats.c
@@ -0,0 +1,246 @@
+/*
+ * Copyright (C) 2010 Samsung Electronics
+ * Heungjun Kim <riverful.kim@samsung.com>
+ * Kyungmin Park <kyungmin.park@samsung.com>
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#include <common.h>
+#include <asm/io.h>
+#include <asm/arch/gpio.h>
+#include <asm/arch/mmc.h>
+#include <pmic.h>
+#include <usb/s3c_udc.h>
+#include <asm/arch/cpu.h>
+#include <max8998_pmic.h>
+
+DECLARE_GLOBAL_DATA_PTR;
+
+struct exynos4_gpio_part1 *gpio1;
+struct exynos4_gpio_part2 *gpio2;
+unsigned int board_rev;
+
+u32 get_board_rev(void)
+{
+ return board_rev;
+}
+
+static void check_hw_revision(void);
+
+int board_init(void)
+{
+ gpio1 = (struct exynos4_gpio_part1 *) EXYNOS4_GPIO_PART1_BASE;
+ gpio2 = (struct exynos4_gpio_part2 *) EXYNOS4_GPIO_PART2_BASE;
+
+ gd->bd->bi_boot_params = PHYS_SDRAM_1 + 0x100;
+
+ check_hw_revision();
+ printf("HW Revision:\t0x%x\n", board_rev);
+
+#if defined(CONFIG_PMIC)
+ pmic_init();
+#endif
+
+ return 0;
+}
+
+int dram_init(void)
+{
+ gd->ram_size = get_ram_size((long *)PHYS_SDRAM_1, PHYS_SDRAM_1_SIZE) +
+ get_ram_size((long *)PHYS_SDRAM_2, PHYS_SDRAM_2_SIZE);
+
+ return 0;
+}
+
+void dram_init_banksize(void)
+{
+ gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
+ gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
+ gd->bd->bi_dram[1].start = PHYS_SDRAM_2;
+ gd->bd->bi_dram[1].size = PHYS_SDRAM_2_SIZE;
+}
+
+static unsigned int get_hw_revision(void)
+{
+ int hwrev = 0;
+ int i;
+
+ /* hw_rev[3:0] == GPE1[3:0] */
+ for (i = 0; i < 4; i++) {
+ s5p_gpio_cfg_pin(&gpio1->e1, i, GPIO_INPUT);
+ s5p_gpio_set_pull(&gpio1->e1, i, GPIO_PULL_NONE);
+ }
+
+ udelay(1);
+
+ for (i = 0; i < 4; i++)
+ hwrev |= (s5p_gpio_get_value(&gpio1->e1, i) << i);
+
+ debug("hwrev 0x%x\n", hwrev);
+
+ return hwrev;
+}
+
+static void check_hw_revision(void)
+{
+ int hwrev;
+
+ hwrev = get_hw_revision();
+
+ board_rev |= hwrev;
+}
+
+#ifdef CONFIG_DISPLAY_BOARDINFO
+int checkboard(void)
+{
+ puts("Board:\tTRATS\n");
+ return 0;
+}
+#endif
+
+#ifdef CONFIG_GENERIC_MMC
+int board_mmc_init(bd_t *bis)
+{
+ int i, err;
+
+ /* eMMC_EN: SD_0_CDn: GPK0[2] Output High */
+ s5p_gpio_direction_output(&gpio2->k0, 2, 1);
+ s5p_gpio_set_pull(&gpio2->k0, 2, GPIO_PULL_NONE);
+
+ /*
+ * eMMC GPIO:
+ * SDR 8-bit at 48MHz at MMC0
+ * GPK0[0] SD_0_CLK(2)
+ * GPK0[1] SD_0_CMD(2)
+ * GPK0[2] SD_0_CDn -> Not used
+ * GPK0[3:6] SD_0_DATA[0:3](2)
+ * GPK1[3:6] SD_0_DATA[0:3](3)
+ *
+ * DDR 4-bit at 26MHz at MMC4
+ * GPK0[0] SD_4_CLK(3)
+ * GPK0[1] SD_4_CMD(3)
+ * GPK0[2] SD_4_CDn -> Not used
+ * GPK0[3:6] SD_4_DATA[0:3](3)
+ * GPK1[3:6] SD_4_DATA[4:7](4)
+ */
+ for (i = 0; i < 7; i++) {
+ if (i == 2)
+ continue;
+ /* GPK0[0:6] special function 2 */
+ s5p_gpio_cfg_pin(&gpio2->k0, i, 0x2);
+ /* GPK0[0:6] pull disable */
+ s5p_gpio_set_pull(&gpio2->k0, i, GPIO_PULL_NONE);
+ /* GPK0[0:6] drv 4x */
+ s5p_gpio_set_drv(&gpio2->k0, i, GPIO_DRV_4X);
+ }
+
+ for (i = 3; i < 7; i++) {
+ /* GPK1[3:6] special function 3 */
+ s5p_gpio_cfg_pin(&gpio2->k1, i, 0x3);
+ /* GPK1[3:6] pull disable */
+ s5p_gpio_set_pull(&gpio2->k1, i, GPIO_PULL_NONE);
+ /* GPK1[3:6] drv 4x */
+ s5p_gpio_set_drv(&gpio2->k1, i, GPIO_DRV_4X);
+ }
+
+ /*
+ * MMC device init
+ * mmc0 : eMMC (8-bit buswidth)
+ * mmc2 : SD card (4-bit buswidth)
+ */
+ err = s5p_mmc_init(0, 8);
+
+ /* T-flash detect */
+ s5p_gpio_cfg_pin(&gpio2->x3, 4, 0xf);
+ s5p_gpio_set_pull(&gpio2->x3, 4, GPIO_PULL_UP);
+
+ /*
+ * Check the T-flash detect pin
+ * GPX3[4] T-flash detect pin
+ */
+ if (!s5p_gpio_get_value(&gpio2->x3, 4)) {
+ /*
+ * SD card GPIO:
+ * GPK2[0] SD_2_CLK(2)
+ * GPK2[1] SD_2_CMD(2)
+ * GPK2[2] SD_2_CDn -> Not used
+ * GPK2[3:6] SD_2_DATA[0:3](2)
+ */
+ for (i = 0; i < 7; i++) {
+ if (i == 2)
+ continue;
+ /* GPK2[0:6] special function 2 */
+ s5p_gpio_cfg_pin(&gpio2->k2, i, 0x2);
+ /* GPK2[0:6] pull disable */
+ s5p_gpio_set_pull(&gpio2->k2, i, GPIO_PULL_NONE);
+ /* GPK2[0:6] drv 4x */
+ s5p_gpio_set_drv(&gpio2->k2, i, GPIO_DRV_4X);
+ }
+ err = s5p_mmc_init(2, 4);
+ }
+
+ return err;
+
+}
+#endif
+
+#ifdef CONFIG_USB_GADGET
+static int s5pc210_phy_control(int on)
+{
+ int ret = 0;
+ struct pmic *p = get_pmic();
+
+ if (pmic_probe(p))
+ return -1;
+
+ if (on) {
+ ret |= pmic_set_output(p,
+ MAX8998_REG_BUCK_ACTIVE_DISCHARGE3,
+ MAX8998_SAFEOUT1, LDO_ON);
+ ret |= pmic_set_output(p, MAX8998_REG_ONOFF1,
+ MAX8998_LDO3, LDO_ON);
+ ret |= pmic_set_output(p, MAX8998_REG_ONOFF2,
+ MAX8998_LDO8, LDO_ON);
+
+ } else {
+ ret |= pmic_set_output(p, MAX8998_REG_ONOFF2,
+ MAX8998_LDO8, LDO_OFF);
+ ret |= pmic_set_output(p, MAX8998_REG_ONOFF1,
+ MAX8998_LDO3, LDO_OFF);
+ ret |= pmic_set_output(p,
+ MAX8998_REG_BUCK_ACTIVE_DISCHARGE3,
+ MAX8998_SAFEOUT1, LDO_OFF);
+ }
+
+ if (ret) {
+ puts("MAX8998 LDO setting error!\n");
+ return -1;
+ }
+
+ return 0;
+}
+
+struct s3c_plat_otg_data s5pc210_otg_data = {
+ .phy_control = s5pc210_phy_control,
+ .regs_phy = EXYNOS4_USBPHY_BASE,
+ .regs_otg = EXYNOS4_USBOTG_BASE,
+ .usb_phy_ctrl = EXYNOS4_USBPHY_CONTROL,
+ .usb_flags = PHY0_SLEEP,
+};
+#endif
diff --git a/board/samsung/trats/trats_setup.h b/board/samsung/trats/trats_setup.h
new file mode 100644
index 0000000..adf037b
--- /dev/null
+++ b/board/samsung/trats/trats_setup.h
@@ -0,0 +1,460 @@
+/*
+ * Machine Specific Values for TRATS board based on EXYNOS4210
+ *
+ * Copyright (C) 2010 Samsung Electronics
+ * Heungjun Kim <riverful.kim@samsung.com>
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#ifndef _TRATS_SETUP_H
+#define _TRATS_SETUP_H
+
+#include <config.h>
+#include <version.h>
+#include <asm/arch/cpu.h>
+
+/* Offsets of clock registers (sources and dividers) */
+#define CLK_SRC_CPU_OFFSET 0x14200
+#define CLK_DIV_CPU0_OFFSET 0x14500
+#define CLK_DIV_CPU1_OFFSET 0x14504
+
+#define CLK_DIV_DMC0_OFFSET 0x10500
+#define CLK_DIV_DMC1_OFFSET 0x10504
+
+#define CLK_SRC_TOP0_OFFSET 0xC210
+#define CLK_DIV_TOP_OFFSET 0xC510
+
+#define CLK_DIV_LEFTBUS_OFFSET 0x4500
+#define CLK_DIV_RIGHTBUS_OFFSET 0x8500
+
+#define CLK_SRC_FSYS_OFFSET 0xC240
+#define CLK_DIV_FSYS1_OFFSET 0xC544
+#define CLK_DIV_FSYS2_OFFSET 0xC548
+#define CLK_DIV_FSYS3_OFFSET 0xC54C
+
+#define CLK_SRC_PERIL0_OFFSET 0xC250
+#define CLK_DIV_PERIL0_OFFSET 0xC550
+
+#define APLL_LOCK_OFFSET 0x14000
+#define MPLL_LOCK_OFFSET 0x14008
+#define APLL_CON0_OFFSET 0x14100
+#define APLL_CON1_OFFSET 0x14104
+#define MPLL_CON0_OFFSET 0x14108
+#define MPLL_CON1_OFFSET 0x1410C
+
+#define EPLL_LOCK_OFFSET 0xC010
+#define VPLL_LOCK_OFFSET 0xC020
+#define EPLL_CON0_OFFSET 0xC110
+#define EPLL_CON1_OFFSET 0xC114
+#define VPLL_CON0_OFFSET 0xC120
+#define VPLL_CON1_OFFSET 0xC124
+
+#define CLK_GATE_IP_CAM_OFFSET 0xC920
+#define CLK_GATE_IP_VP_OFFSET 0xC924
+#define CLK_GATE_IP_MFC_OFFSET 0xC928
+#define CLK_GATE_IP_G3D_OFFSET 0xC92C
+#define CLK_GATE_IP_IMAGE_OFFSET 0xC930
+#define CLK_GATE_IP_LCD0_OFFSET 0xC934
+#define CLK_GATE_IP_LCD1_OFFSET 0xC938
+#define CLK_GATE_IP_FSYS_OFFSET 0xC940
+#define CLK_GATE_IP_GPS_OFFSET 0xC94C
+#define CLK_GATE_IP_PERIL_OFFSET 0xC950
+#define CLK_GATE_IP_PERIR_OFFSET 0xC960
+#define CLK_GATE_BLOCK_OFFSET 0xC970
+
+#define PS_HOLD_CONTROL_OFFSET 0x330C
+
+#define POWER_DOWN_OFFSET 0x3000
+#define POWER_TV_CONFIGURATION_OFFSET 0xC20
+#define POWER_MFC_CONFIGURATION_OFFSET 0xC40
+#define POWER_G3D_CONFIGURATION_OFFSET 0xC60
+#define POWER_LCD_CONFIGURATION_OFFSET 0xCA0
+#define POWER_GPS_CONFIGURATION_OFFSET 0xCE0
+
+/* GPIO Offsets for UART: GPIO Contol Register */
+#define EXYNOS4_GPIO_A0_CON_OFFSET 0x00
+#define EXYNOS4_GPIO_A1_CON_OFFSET 0x20
+#define EXYNOS4_GPIO_Y4_CON_OFFSET 0x1A0
+#define EXYNOS4_GPIO_Y4_DAT_OFFSET 0x1A4
+#define EXYNOS4_GPIO_Y4_PUD_OFFSET 0x1A8
+
+/* GPIO Offsets for PMIC: GPIO Contol & Data Register */
+#define EXYNOS4_GPIO_X2_CON_OFFSET 0xC40
+#define EXYNOS4_GPIO_X2_DAT_OFFSET 0xC44
+
+/* GPIO Offsets for PS_HOLD: GPIO Control Register */
+#define EXYNOS4_PS_HOLD_CON_OFFSET 0x330C
+
+/* PMIC Reset pin: nPOWER - GPX2[7] */
+#define EXYNOS4_GPIO_X2_CON_VAL 0x10000000
+#define EXYNOS4_GPIO_X2_DAT_VAL 0x80
+
+/* UART_SEL: Pull enabled */
+#define EXYNOS4_GPIO_Y4_CON_VAL 0x10000000
+#define EXYNOS4_GPIO_Y4_PUD_VAL 0xC000
+#define EXYNOS4_GPIO_Y4_DAT_VAL 0x80
+
+/* PS_HOLD: Data Hight, Output En */
+#define EXYNOS4_PS_HOLD_CON_VAL 0x300
+
+/* Power Down value */
+#define POWER_DOWN_VAL 0x3000
+
+/* CLK_SRC_CPU */
+#define MUX_HPM_SEL_MOUTAPLL 0x0
+#define MUX_HPM_SEL_SCLKMPLL 0x1
+#define MUX_CORE_SEL_MOUTAPLL 0x0
+#define MUX_CORE_SEL_SCLKMPLL 0x1
+#define MUX_MPLL_SEL_FILPLL 0x0
+#define MUX_MPLL_SEL_MOUTMPLLFOUT 0x1
+#define MUX_APLL_SEL_FILPLL 0x0
+#define MUX_APLL_SEL_MOUTMPLLFOUT 0x1
+#define CLK_SRC_CPU_VAL ((MUX_HPM_SEL_MOUTAPLL << 20) \
+ | (MUX_CORE_SEL_MOUTAPLL << 16) \
+ | (MUX_MPLL_SEL_MOUTMPLLFOUT << 8)\
+ | (MUX_APLL_SEL_MOUTMPLLFOUT << 0))
+
+/* CLK_DIV_CPU0 */
+#define APLL_RATIO 0x0
+#define PCLK_DBG_RATIO 0x1
+#define ATB_RATIO 0x3
+#define PERIPH_RATIO 0x3
+#define COREM1_RATIO 0x7
+#define COREM0_RATIO 0x3
+#define CORE_RATIO 0x0
+#define CLK_DIV_CPU0_VAL ((APLL_RATIO << 24) \
+ | (PCLK_DBG_RATIO << 20) \
+ | (ATB_RATIO << 16) \
+ | (PERIPH_RATIO << 12) \
+ | (COREM1_RATIO << 8) \
+ | (COREM0_RATIO << 4) \
+ | (CORE_RATIO << 0))
+
+/* CLK_DIV_CPU1 */
+#define HPM_RATIO 0x0
+#define COPY_RATIO 0x3
+#define CLK_DIV_CPU1_VAL ((HPM_RATIO << 4) | (COPY_RATIO))
+
+/* CLK_DIV_DMC0 */
+#define CORE_TIMERS_RATIO 0x1
+#define COPY2_RATIO 0x3
+#define DMCP_RATIO 0x1
+#define DMCD_RATIO 0x1
+#define DMC_RATIO 0x1
+#define DPHY_RATIO 0x1
+#define ACP_PCLK_RATIO 0x1
+#define ACP_RATIO 0x3
+#define CLK_DIV_DMC0_VAL ((CORE_TIMERS_RATIO << 28) \
+ | (COPY2_RATIO << 24) \
+ | (DMCP_RATIO << 20) \
+ | (DMCD_RATIO << 16) \
+ | (DMC_RATIO << 12) \
+ | (DPHY_RATIO << 8) \
+ | (ACP_PCLK_RATIO << 4) \
+ | (ACP_RATIO << 0))
+
+/* CLK_DIV_DMC1 */
+#define DPM_RATIO 0x1
+#define DVSEM_RATIO 0x1
+#define PWI_RATIO 0x1
+#define CLK_DIV_DMC1_VAL ((DPM_RATIO << 24) \
+ | (DVSEM_RATIO << 16) \
+ | (PWI_RATIO << 8))
+
+/* CLK_SRC_TOP0 */
+#define MUX_ONENAND_SEL_ACLK_133 0x0
+#define MUX_ONENAND_SEL_ACLK_160 0x1
+#define MUX_ACLK_133_SEL_SCLKMPLL 0x0
+#define MUX_ACLK_133_SEL_SCLKAPLL 0x1
+#define MUX_ACLK_160_SEL_SCLKMPLL 0x0
+#define MUX_ACLK_160_SEL_SCLKAPLL 0x1
+#define MUX_ACLK_100_SEL_SCLKMPLL 0x0
+#define MUX_ACLK_100_SEL_SCLKAPLL 0x1
+#define MUX_ACLK_200_SEL_SCLKMPLL 0x0
+#define MUX_ACLK_200_SEL_SCLKAPLL 0x1
+#define MUX_VPLL_SEL_FINPLL 0x0
+#define MUX_VPLL_SEL_FOUTVPLL 0x1
+#define MUX_EPLL_SEL_FINPLL 0x0
+#define MUX_EPLL_SEL_FOUTEPLL 0x1
+#define MUX_ONENAND_1_SEL_MOUTONENAND 0x0
+#define MUX_ONENAND_1_SEL_SCLKVPLL 0x1
+#define CLK_SRC_TOP0_VAL ((MUX_ONENAND_SEL_ACLK_160 << 28) \
+ | (MUX_ACLK_133_SEL_SCLKMPLL << 24) \
+ | (MUX_ACLK_160_SEL_SCLKMPLL << 20) \
+ | (MUX_ACLK_100_SEL_SCLKMPLL << 16) \
+ | (MUX_ACLK_200_SEL_SCLKMPLL << 12) \
+ | (MUX_VPLL_SEL_FOUTVPLL << 8) \
+ | (MUX_EPLL_SEL_FOUTEPLL << 4) \
+ | (MUX_ONENAND_1_SEL_MOUTONENAND << 0))
+
+/* CLK_DIV_TOP */
+#define ONENAND_RATIO 0x0
+#define ACLK_133_RATIO 0x5
+#define ACLK_160_RATIO 0x4
+#define ACLK_100_RATIO 0x7
+#define ACLK_200_RATIO 0x3
+#define CLK_DIV_TOP_VAL ((ONENAND_RATIO << 16) \
+ | (ACLK_133_RATIO << 12)\
+ | (ACLK_160_RATIO << 8) \
+ | (ACLK_100_RATIO << 4) \
+ | (ACLK_200_RATIO << 0))
+
+/* CLK_DIV_LEFTBUS */
+#define GPL_RATIO 0x1
+#define GDL_RATIO 0x3
+#define CLK_DIV_LEFTBUS_VAL ((GPL_RATIO << 4) | (GDL_RATIO))
+
+/* CLK_DIV_RIGHTBUS */
+#define GPR_RATIO 0x1
+#define GDR_RATIO 0x3
+#define CLK_DIV_RIGHTBUS_VAL ((GPR_RATIO << 4) | (GDR_RATIO))
+
+/* CLK_SRS_FSYS: 6 = SCLKMPLL */
+#define SATA_SEL_SCLKMPLL 0
+#define SATA_SEL_SCLKAPLL 1
+
+#define MMC_SEL_XXTI 0
+#define MMC_SEL_XUSBXTI 1
+#define MMC_SEL_SCLK_HDMI24M 2
+#define MMC_SEL_SCLK_USBPHY0 3
+#define MMC_SEL_SCLK_USBPHY1 4
+#define MMC_SEL_SCLK_HDMIPHY 5
+#define MMC_SEL_SCLKMPLL 6
+#define MMC_SEL_SCLKEPLL 7
+#define MMC_SEL_SCLKVPLL 8
+
+#define MMCC0_SEL MMC_SEL_SCLKMPLL
+#define MMCC1_SEL MMC_SEL_SCLKMPLL
+#define MMCC2_SEL MMC_SEL_SCLKMPLL
+#define MMCC3_SEL MMC_SEL_SCLKMPLL
+#define MMCC4_SEL MMC_SEL_SCLKMPLL
+#define CLK_SRC_FSYS_VAL ((SATA_SEL_SCLKMPLL << 24) \
+ | (MMCC4_SEL << 16) \
+ | (MMCC3_SEL << 12) \
+ | (MMCC2_SEL << 8) \
+ | (MMCC1_SEL << 4) \
+ | (MMCC0_SEL << 0))
+
+/* SCLK_MMC[0-4] = MOUTMMC[0-4]/(MMC[0-4]_RATIO + 1)/(MMC[0-4]_PRE_RATIO +1) */
+/* CLK_DIV_FSYS1: 800(MPLL) / (15 + 1) */
+#define MMC0_RATIO 0xF
+#define MMC0_PRE_RATIO 0x0
+#define MMC1_RATIO 0xF
+#define MMC1_PRE_RATIO 0x0
+#define CLK_DIV_FSYS1_VAL ((MMC1_PRE_RATIO << 24) \
+ | (MMC1_RATIO << 16) \
+ | (MMC0_PRE_RATIO << 8) \
+ | (MMC0_RATIO << 0))
+
+/* CLK_DIV_FSYS2: 800(MPLL) / (15 + 1) */
+#define MMC2_RATIO 0xF
+#define MMC2_PRE_RATIO 0x0
+#define MMC3_RATIO 0xF
+#define MMC3_PRE_RATIO 0x0
+#define CLK_DIV_FSYS2_VAL ((MMC3_PRE_RATIO << 24) \
+ | (MMC3_RATIO << 16) \
+ | (MMC2_PRE_RATIO << 8) \
+ | (MMC2_RATIO << 0))
+
+/* CLK_DIV_FSYS3: 800(MPLL) / (15 + 1) */
+#define MMC4_RATIO 0xF
+#define MMC4_PRE_RATIO 0x0
+#define CLK_DIV_FSYS3_VAL ((MMC4_PRE_RATIO << 8) \
+ | (MMC4_RATIO << 0))
+
+/* CLK_SRC_PERIL0 */
+#define UART_SEL_XXTI 0
+#define UART_SEL_XUSBXTI 1
+#define UART_SEL_SCLK_HDMI24M 2
+#define UART_SEL_SCLK_USBPHY0 3
+#define UART_SEL_SCLK_USBPHY1 4
+#define UART_SEL_SCLK_HDMIPHY 5
+#define UART_SEL_SCLKMPLL 6
+#define UART_SEL_SCLKEPLL 7
+#define UART_SEL_SCLKVPLL 8
+
+#define UART0_SEL UART_SEL_SCLKMPLL
+#define UART1_SEL UART_SEL_SCLKMPLL
+#define UART2_SEL UART_SEL_SCLKMPLL
+#define UART3_SEL UART_SEL_SCLKMPLL
+#define UART4_SEL UART_SEL_SCLKMPLL
+#define CLK_SRC_PERIL0_VAL ((UART4_SEL << 16) \
+ | (UART3_SEL << 12) \
+ | (UART2_SEL << 8) \
+ | (UART1_SEL << 4) \
+ | (UART0_SEL << 0))
+
+/* SCLK_UART[0-4] = MOUTUART[0-4]/(UART[0-4]_RATIO + 1) */
+/* CLK_DIV_PERIL0 */
+#define UART0_RATIO 7
+#define UART1_RATIO 7
+#define UART2_RATIO 7
+#define UART3_RATIO 4
+#define UART4_RATIO 7
+#define CLK_DIV_PERIL0_VAL ((UART4_RATIO << 16) \
+ | (UART3_RATIO << 12) \
+ | (UART2_RATIO << 8) \
+ | (UART1_RATIO << 4) \
+ | (UART0_RATIO << 0))
+
+/* Required period to generate a stable clock output */
+/* PLL_LOCK_TIME */
+#define PLL_LOCKTIME 0x1C20
+
+/* PLL Values */
+#define DISABLE 0
+#define ENABLE 1
+#define SET_PLL(mdiv, pdiv, sdiv) ((ENABLE << 31)\
+ | (mdiv << 16) \
+ | (pdiv << 8) \
+ | (sdiv << 0))
+
+/* APLL_CON0: 800MHz */
+#define APLL_MDIV 0xC8
+#define APLL_PDIV 0x6
+#define APLL_SDIV 0x1
+#define APLL_CON0_VAL SET_PLL(APLL_MDIV, APLL_PDIV, APLL_SDIV)
+
+/* APLL_CON1 */
+#define APLL_AFC_ENB 0x1
+#define APLL_AFC 0x1C
+#define APLL_CON1_VAL ((APLL_AFC_ENB << 31) | (APLL_AFC << 0))
+
+/* MPLL_CON0: 800MHz */
+#define MPLL_MDIV 0xC8
+#define MPLL_PDIV 0x6
+#define MPLL_SDIV 0x1
+#define MPLL_CON0_VAL SET_PLL(MPLL_MDIV, MPLL_PDIV, MPLL_SDIV)
+
+/* MPLL_CON1 */
+#define MPLL_AFC_ENB 0x1
+#define MPLL_AFC 0x1C
+#define MPLL_CON1_VAL ((MPLL_AFC_ENB << 31) | (MPLL_AFC << 0))
+
+/* EPLL_CON0: 96MHz */
+#define EPLL_MDIV 0x30
+#define EPLL_PDIV 0x3
+#define EPLL_SDIV 0x2
+#define EPLL_CON0_VAL SET_PLL(EPLL_MDIV, EPLL_PDIV, EPLL_SDIV)
+
+/* EPLL_CON1 */
+#define EPLL_K 0x0
+#define EPLL_CON1_VAL (EPLL_K >> 0)
+
+/* VPLL_CON0: 108MHz */
+#define VPLL_MDIV 0x35
+#define VPLL_PDIV 0x3
+#define VPLL_SDIV 0x2
+#define VPLL_CON0_VAL SET_PLL(VPLL_MDIV, VPLL_PDIV, VPLL_SDIV)
+
+/* VPLL_CON1 */
+#define VPLL_SSCG_EN DISABLE
+#define VPLL_SEL_PF_DN_SPREAD 0x0
+#define VPLL_MRR 0x11
+#define VPLL_MFR 0x0
+#define VPLL_K 0x400
+#define VPLL_CON1_VAL ((VPLL_SSCG_EN << 31)\
+ | (VPLL_SEL_PF_DN_SPREAD << 29) \
+ | (VPLL_MRR << 24) \
+ | (VPLL_MFR << 16) \
+ | (VPLL_K << 0))
+
+/*
+ * GATE CAM: SMMUJPEG[11], JPEG[6], CSIS1[5] : 0111 1001
+ * Turn off all
+ */
+#define CLK_GATE_IP_CAM_VAL 0xFFF80000
+
+/* GATE VP: Turn off all */
+#define CLK_GATE_IP_VP_VAL 0xFFFFFFC0
+
+/* GATE MFC: Turn off all */
+#define CLK_GATE_IP_MFC_VAL 0xFFFFFFE0
+
+/* GATE G3D: Turn off all */
+#define CLK_GATE_IP_G3D_VAL 0xFFFFFFFC
+
+/* GATE IMAGE: Turn off all */
+#define CLK_GATE_IP_IMAGE_VAL 0xFFFFFC00
+
+/* GATE LCD0: DSIM0[3], MDNIE0[2], MIE0[1] : 0001 */
+#define CLK_GATE_IP_LCD0_VAL 0xFFFFFFF1
+
+/* GATE LCD1: Turn off all */
+#define CLK_GATE_IP_LCD1_VAL 0xFFFFFFC0
+
+/*
+ * GATE FSYS
+ * SMMUPCIE[18], NFCON[16] : 1111 1010
+ * PCIE[14], SATA[10], SDMMC43[9:8] : 1011 1000
+ * SDMMC1[6], TSI[4], SATAPHY[3], PCIEPHY[2] : 1010 0011
+ */
+#define CLK_GATE_IP_FSYS_VAL 0xFFFAB8A3
+
+/* GATE GPS: Turn off all */
+#define CLK_GATE_IP_GPS_VAL 0xFFFFFFFC
+
+/*
+ * GATE PERI Left
+ * AC97[27], SPDIF[26], SLIMBUS[25] : 1111 0001
+ * I2C2[8] : 1111 1110
+ */
+#define CLK_GATE_IP_PERIL_VAL 0xF1FFFEFF
+
+/*
+ * GATE PERI Right
+ * KEYIF[16] : 1111 1110
+ */
+#define CLK_GATE_IP_PERIR_VAL 0xFFFEFFFF
+
+/* GATE Block: LCD1[5], G3D[3], MFC[2], TV[1] : 1101 0001 */
+#define CLK_GATE_BLOCK_VAL 0xFFFFFFD1
+
+/*
+ * UART GPIO_A0/GPIO_A1 Control Register Value
+ * 0x2: UART Function
+ * GPA1CON[3] = I2C_3_SCL (3), GPA1CON[2] = I2C_3_SDA (3)
+ */
+#define EXYNOS4_GPIO_A0_CON_VAL 0x22222222
+#define EXYNOS4_GPIO_A1_CON_VAL 0x223322
+
+/* ULCON: UART Line Control Value 8N1 */
+#define WORD_LEN_5_BIT 0x00
+#define WORD_LEN_6_BIT 0x01
+#define WORD_LEN_7_BIT 0x02
+#define WORD_LEN_8_BIT 0x03
+
+#define STOP_BIT_1 0x00
+#define STOP_BIT_2 0x01
+
+#define NO_PARITY 0x00
+#define ODD_PARITY 0x4
+#define EVEN_PARITY 0x5
+#define FORCED_PARITY_CHECK_AS_1 0x6
+#define FORCED_PARITY_CHECK_AS_0 0x7
+
+#define INFRAMODE_NORMAL 0x00
+#define INFRAMODE_INFRARED 0x01
+
+#define ULCON_VAL ((INFRAMODE_NORMAL << 6) \
+ | (NO_PARITY << 3) \
+ | (STOP_BIT_1 << 2) \
+ | (WORD_LEN_8_BIT << 0))
+
+#endif
diff --git a/boards.cfg b/boards.cfg
index 1e5b3e0..53ebb77 100644
--- a/boards.cfg
+++ b/boards.cfg
@@ -218,6 +218,7 @@ smdkc100 arm armv7 smdkc100 samsung
origen arm armv7 origen samsung exynos
s5pc210_universal arm armv7 universal_c210 samsung exynos
smdkv310 arm armv7 smdkv310 samsung exynos
+trats arm armv7 trats samsung exynos
harmony arm armv7 harmony nvidia tegra2
seaboard arm armv7 seaboard nvidia tegra2
ventana arm armv7 ventana nvidia tegra2
diff --git a/include/configs/trats.h b/include/configs/trats.h
new file mode 100644
index 0000000..4ed9ac4
--- /dev/null
+++ b/include/configs/trats.h
@@ -0,0 +1,222 @@
+/*
+ * Copyright (C) 2010 Samsung Electronics
+ * Heungjun Kim <riverful.kim@samsung.com>
+ *
+ * Configuation settings for the SAMSUNG TRATS (EXYNOS4210) board.
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#ifndef __CONFIG_H
+#define __CONFIG_H
+
+/*
+ * High Level Configuration Options
+ * (easy to change)
+ */
+#define CONFIG_SAMSUNG 1 /* in a SAMSUNG core */
+#define CONFIG_S5P 1 /* which is in a S5P Family */
+#define CONFIG_EXYNOS4210 1 /* which is in a EXYNOS4210 */
+#define CONFIG_TRATS 1 /* working with TRATS */
+
+#include <asm/arch/cpu.h> /* get chip and board defs */
+
+#define CONFIG_ARCH_CPU_INIT
+#define CONFIG_DISPLAY_CPUINFO
+#define CONFIG_DISPLAY_BOARDINFO
+
+/* Keep L2 Cache Disabled */
+#define CONFIG_SYS_L2CACHE_OFF 1
+
+#define CONFIG_SYS_SDRAM_BASE 0x40000000
+#define CONFIG_SYS_TEXT_BASE 0x44800000
+
+/* input clock of PLL: TRATS has 24MHz input clock at EXYNOS4210 */
+#define CONFIG_SYS_CLK_FREQ_C210 24000000
+
+#define CONFIG_SETUP_MEMORY_TAGS
+#define CONFIG_CMDLINE_TAG
+#define CONFIG_INITRD_TAG
+#define CONFIG_REVISION_TAG
+#define CONFIG_CMDLINE_EDITING
+
+/* MACH_TYPE_TRATS macro will be removed once added to mach-types */
+#define MACH_TYPE_TRATS 3928
+#define CONFIG_MACH_TYPE MACH_TYPE_TRATS
+
+/* Size of malloc() pool */
+#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (1 << 20))
+
+/* select serial console configuration */
+#define CONFIG_SERIAL_MULTI 1
+#define CONFIG_SERIAL2 1 /* use SERIAL 2 */
+#define CONFIG_BAUDRATE 115200
+
+/* MMC */
+#define CONFIG_GENERIC_MMC 1
+#define CONFIG_MMC 1
+#define CONFIG_S5P_MMC 1
+
+/* PWM */
+#define CONFIG_PWM 1
+
+/* It should define before config_cmd_default.h */
+#define CONFIG_SYS_NO_FLASH 1
+
+/* Command definition */
+#include <config_cmd_default.h>
+
+#undef CONFIG_CMD_FPGA
+#undef CONFIG_CMD_MISC
+#undef CONFIG_CMD_NET
+#undef CONFIG_CMD_NFS
+#undef CONFIG_CMD_XIMG
+#define CONFIG_CMD_CACHE
+#define CONFIG_CMD_MMC
+
+#define CONFIG_BOOTDELAY 1
+#define CONFIG_ZERO_BOOTDELAY_CHECK
+
+#define MBRPARTS_DEFAULT "20M(permanent)"\
+ ",20M(boot)"\
+ ",1G(system)"\
+ ",100M(swap)"\
+ ",-(UMS)\0"
+
+#define CONFIG_BOOTARGS "Please use defined boot"
+#define CONFIG_BOOTCOMMAND "run mmcboot"
+#define CONFIG_DEFAULT_CONSOLE "console=ttySAC2,115200n8\0"
+
+#define CONFIG_BOOTBLOCK "10"
+
+#define CONFIG_ENV_COMMON_BOOT "${console} ${meminfo}"
+
+#define CONFIG_ENV_OVERWRITE
+#define CONFIG_SYS_CONSOLE_INFO_QUIET
+#define CONFIG_SYS_CONSOLE_IS_IN_ENV
+
+#define CONFIG_EXTRA_ENV_SETTINGS \
+ "bootk=" \
+ "run loaduimage; bootm 0x40007FC0\0" \
+ "updatemmc=" \
+ "mmc boot 0 1 1 1; mmc write 0 0x42008000 0 0x200;" \
+ "mmc boot 0 1 1 0\0" \
+ "updatebackup=" \
+ "mmc boot 0 1 1 2; mmc write 0 0x42100000 0 0x200;" \
+ "mmc boot 0 1 1 0\0" \
+ "updatebootb=" \
+ "mmc read 0 0x42100000 0x80 0x200; run updatebackup\0" \
+ "lpj=lpj=3981312\0" \
+ "nfsboot=" \
+ "set bootargs root=/dev/nfs rw " \
+ "nfsroot=${nfsroot},nolock,tcp " \
+ "ip=${ipaddr}:${serverip}:${gatewayip}:" \
+ "${netmask}:generic:usb0:off " CONFIG_ENV_COMMON_BOOT \
+ "; run bootk\0" \
+ "ramfsboot=" \
+ "set bootargs root=/dev/ram0 rw rootfstype=ext2 " \
+ "${console} ${meminfo} " \
+ "initrd=0x43000000,8M ramdisk=8192\0" \
+ "mmcboot=" \
+ "set bootargs root=/dev/mmcblk${mmcdev}p${mmcrootpart} " \
+ "${lpj} rootwait ${console} ${meminfo} ${opts} ${lcdinfo}; " \
+ "run loaduimage; bootm 0x40007FC0\0" \
+ "bootchart=set opts init=/sbin/bootchartd; run bootcmd\0" \
+ "boottrace=setenv opts initcall_debug; run bootcmd\0" \
+ "mmcoops=mmc read 0 0x40000000 0x40 8; md 0x40000000 0x400\0" \
+ "verify=n\0" \
+ "rootfstype=ext4\0" \
+ "console=" CONFIG_DEFAULT_CONSOLE \
+ "mbrparts=" MBRPARTS_DEFAULT \
+ "meminfo=crashkernel=32M at 0x50000000\0" \
+ "nfsroot=/nfsroot/arm\0" \
+ "bootblock=" CONFIG_BOOTBLOCK "\0" \
+ "loaduimage=fatload mmc ${mmcdev}:${mmcbootpart} 0x40007FC0 uImage\0" \
+ "mmcdev=0\0" \
+ "mmcbootpart=2\0" \
+ "mmcrootpart=3\0" \
+ "opts=always_resume=1"
+
+/* Miscellaneous configurable options */
+#define CONFIG_SYS_LONGHELP /* undef to save memory */
+#define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
+#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
+#define CONFIG_SYS_PROMPT "TRATS # "
+#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
+#define CONFIG_SYS_PBSIZE 384 /* Print Buffer Size */
+#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
+/* Boot Argument Buffer Size */
+#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
+/* memtest works on */
+#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
+#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x5000000)
+#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x4800000)
+
+#define CONFIG_SYS_HZ 1000
+
+/* valid baudrates */
+#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
+
+/* Stack sizes */
+#define CONFIG_STACKSIZE (256 << 10) /* regular stack 256KB */
+
+/* TRATS has 2 banks of DRAM */
+#define CONFIG_NR_DRAM_BANKS 2
+#define PHYS_SDRAM_1 CONFIG_SYS_SDRAM_BASE /* LDDDR2 DMC 0 */
+#define PHYS_SDRAM_1_SIZE (256 << 20) /* 256 MB in CS 0 */
+#define PHYS_SDRAM_2 0x50000000 /* LPDDR2 DMC 1 */
+#define PHYS_SDRAM_2_SIZE (256 << 20) /* 256 MB in CS 0 */
+
+#define CONFIG_SYS_MEM_TOP_HIDE (1 << 20) /* ram console */
+
+#define CONFIG_SYS_MONITOR_BASE 0x00000000
+#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 2 sectors */
+
+#define CONFIG_ENV_IS_IN_MMC 1
+#define CONFIG_SYS_MMC_ENV_DEV 0
+#define CONFIG_ENV_SIZE 4096
+#define CONFIG_ENV_OFFSET ((32 - 4) << 10)/* 32KiB - 4KiB */
+
+#define CONFIG_DOS_PARTITION 1
+
+#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_LOAD_ADDR - GENERATED_GBL_DATA_SIZE)
+
+#define CONFIG_SYS_CACHELINE_SIZE 32
+
+#include <asm/arch/gpio.h>
+/*
+ * I2C Settings
+ */
+#define CONFIG_SOFT_I2C_GPIO_SCL exynos4_gpio_part1_get_nr(b, 7)
+#define CONFIG_SOFT_I2C_GPIO_SDA exynos4_gpio_part1_get_nr(b, 6)
+
+#define CONFIG_SOFT_I2C
+#define CONFIG_SOFT_I2C_READ_REPEATED_START
+#define CONFIG_SYS_I2C_SPEED 50000
+#define CONFIG_I2C_MULTI_BUS
+#define CONFIG_SYS_MAX_I2C_BUS 7
+
+#define CONFIG_PMIC
+#define CONFIG_PMIC_I2C
+#define CONFIG_PMIC_MAX8998
+
+#define CONFIG_USB_GADGET
+#define CONFIG_USB_GADGET_S3C_UDC_OTG
+#define CONFIG_USB_GADGET_DUALSPEED
+
+#endif /* __CONFIG_H */
--
1.7.4.1
^ permalink raw reply related [flat|nested] 21+ messages in thread
* [U-Boot] [PATCH v3 0/3] ARMV7: Exynos4: Add support for TRATS board
2012-01-05 4:48 [U-Boot] [PATCH] ARMV7: Add support for TRATS board HeungJun, Kim
@ 2012-01-10 9:00 ` HeungJun, Kim
2012-01-10 9:00 ` [U-Boot] [PATCH v3 1/3] ARMV7: Exynos4: Add watchdog.h for Exynos4 HeungJun, Kim
` (2 more replies)
2012-01-16 7:42 ` [U-Boot] [PATCH v4 0/4] " HeungJun, Kim
2012-01-17 7:13 ` [U-Boot] [PATCH v5 0/3] " HeungJun, Kim
2 siblings, 3 replies; 21+ messages in thread
From: HeungJun, Kim @ 2012-01-10 9:00 UTC (permalink / raw)
To: u-boot
This patch series support for Samsung TRATS board, and add the headers of
watchdog and power.
I missed logs of v2 on this thread, so I'm going to add this:
http://lists.denx.de/pipermail/u-boot/2012-January/114857.html
Also, this patch is tested on Samsung TRATS board.
Thank you.
Best Regards,
Heungjun Kim
Changes for v2:
- sort the list of the name in MAINTAINERS
- modify to GPLv2+
- change assem code in lowlevel_init.S to C code in lowlevel_util.c
- do not defile values for variables if the variable is feature
- remove miscellaneouses
Changes for v3:
- implement lowlevel_init.S by C
- remove lowlevel_init.S, the functions is inserted into trats.c
- add watchdog.h for Exynos4
- add power.h amd modify cpu.h for Exynos4
HeungJun, Kim (3):
ARMV7: Exynos4: Add watchdog.h for Exynos4
ARMV7: Exynos4: Add supoort power for Exynos4
ARMV7: Exynos4: Add support for TRATS board
MAINTAINERS | 4 +
arch/arm/include/asm/arch-exynos/cpu.h | 1 +
arch/arm/include/asm/arch-exynos/power.h | 230 ++++++++
arch/arm/include/asm/arch-exynos/watchdog.h | 53 ++
board/samsung/trats/Makefile | 43 ++
board/samsung/trats/trats.c | 349 ++++++++++++
board/samsung/trats/trats_setup.h | 814 +++++++++++++++++++++++++++
boards.cfg | 1 +
include/configs/trats.h | 216 +++++++
9 files changed, 1711 insertions(+), 0 deletions(-)
create mode 100644 arch/arm/include/asm/arch-exynos/power.h
create mode 100644 arch/arm/include/asm/arch-exynos/watchdog.h
create mode 100644 board/samsung/trats/Makefile
create mode 100644 board/samsung/trats/trats.c
create mode 100644 board/samsung/trats/trats_setup.h
create mode 100644 include/configs/trats.h
--
1.7.4.1
^ permalink raw reply [flat|nested] 21+ messages in thread
* [U-Boot] [PATCH v3 1/3] ARMV7: Exynos4: Add watchdog.h for Exynos4
2012-01-10 9:00 ` [U-Boot] [PATCH v3 0/3] ARMV7: Exynos4: " HeungJun, Kim
@ 2012-01-10 9:00 ` HeungJun, Kim
2012-01-10 9:00 ` [U-Boot] [PATCH v3 2/3] ARMV7: Exynos4: Add supoort power " HeungJun, Kim
2012-01-10 9:00 ` [U-Boot] [PATCH v3 3/3] ARMV7: Exynos4: Add support for TRATS board HeungJun, Kim
2 siblings, 0 replies; 21+ messages in thread
From: HeungJun, Kim @ 2012-01-10 9:00 UTC (permalink / raw)
To: u-boot
This patch add watchdog.h for Exynos4
Signed-off-by: HeungJun, Kim <riverful.kim@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
---
arch/arm/include/asm/arch-exynos/watchdog.h | 53 +++++++++++++++++++++++++++
1 files changed, 53 insertions(+), 0 deletions(-)
create mode 100644 arch/arm/include/asm/arch-exynos/watchdog.h
diff --git a/arch/arm/include/asm/arch-exynos/watchdog.h b/arch/arm/include/asm/arch-exynos/watchdog.h
new file mode 100644
index 0000000..3015875
--- /dev/null
+++ b/arch/arm/include/asm/arch-exynos/watchdog.h
@@ -0,0 +1,53 @@
+/*
+ * Copyright (C) 2011 Samsung Electronics
+ * Heungjun Kim <riverful.kim@samsung.com>
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#ifndef __ASM_ARM_ARCH_WATCHDOG_H_
+#define __ASM_ARM_ARCH_WATCHDOG_H_
+
+#define WTCON_RESET_OFFSET 0
+#define WTCON_INTEN_OFFSET 2
+#define WTCON_CLKSEL_OFFSET 3
+#define WTCON_EN_OFFSET 5
+#define WTCON_PRE_OFFSET 8
+
+#define WTCON_CLK_16 0x0
+#define WTCON_CLK_32 0x1
+#define WTCON_CLK_64 0x2
+#define WTCON_CLK_128 0x3
+
+#define WTCON_CLK(x) ((x & 0x3) << WTCON_CLKSEL_OFFSET)
+#define WTCON_PRESCALER(x) ((x) << WTCON_PRE_OFFSET)
+#define WTCON_EN (0x1 << WTCON_EN_OFFSET)
+#define WTCON_RESET (0x1 << WTCON_RESET_OFFSET)
+#define WTCON_INT (0x1 << WTCON_INTEN_OFFSET)
+
+#ifndef __ASSEMBLY__
+struct exynos4_watchdog {
+ unsigned int wtcon;
+ unsigned int wtdat;
+ unsigned int wtcnt;
+ unsigned int wtclrint;
+};
+#endif /* __ASSEMBLY__ */
+
+#endif
--
1.7.4.1
^ permalink raw reply related [flat|nested] 21+ messages in thread
* [U-Boot] [PATCH v3 2/3] ARMV7: Exynos4: Add supoort power for Exynos4
2012-01-10 9:00 ` [U-Boot] [PATCH v3 0/3] ARMV7: Exynos4: " HeungJun, Kim
2012-01-10 9:00 ` [U-Boot] [PATCH v3 1/3] ARMV7: Exynos4: Add watchdog.h for Exynos4 HeungJun, Kim
@ 2012-01-10 9:00 ` HeungJun, Kim
2012-01-10 9:00 ` [U-Boot] [PATCH v3 3/3] ARMV7: Exynos4: Add support for TRATS board HeungJun, Kim
2 siblings, 0 replies; 21+ messages in thread
From: HeungJun, Kim @ 2012-01-10 9:00 UTC (permalink / raw)
To: u-boot
This patch adds power.h and SAMSUNG_BASE() macro for using Exynos4 power.
Signed-off-by: HeungJun, Kim <riverful.kim@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
---
arch/arm/include/asm/arch-exynos/cpu.h | 1 +
arch/arm/include/asm/arch-exynos/power.h | 230 ++++++++++++++++++++++++++++++
2 files changed, 231 insertions(+), 0 deletions(-)
create mode 100644 arch/arm/include/asm/arch-exynos/power.h
diff --git a/arch/arm/include/asm/arch-exynos/cpu.h b/arch/arm/include/asm/arch-exynos/cpu.h
index 6d97b99..3496616 100644
--- a/arch/arm/include/asm/arch-exynos/cpu.h
+++ b/arch/arm/include/asm/arch-exynos/cpu.h
@@ -109,6 +109,7 @@ SAMSUNG_BASE(uart, UART_BASE)
SAMSUNG_BASE(usb_phy, USBPHY_BASE)
SAMSUNG_BASE(usb_otg, USBOTG_BASE)
SAMSUNG_BASE(watchdog, WATCHDOG_BASE)
+SAMSUNG_BASE(power, POWER_BASE)
#endif
#endif /* _EXYNOS4_CPU_H */
diff --git a/arch/arm/include/asm/arch-exynos/power.h b/arch/arm/include/asm/arch-exynos/power.h
new file mode 100644
index 0000000..fb442f7
--- /dev/null
+++ b/arch/arm/include/asm/arch-exynos/power.h
@@ -0,0 +1,230 @@
+/*
+ * Copyright (C) 2011 Samsung Electronics
+ * Heungjun Kim <riverful.kim@samsung.com>
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#ifndef __ASM_ARM_ARCH_POWER_H_
+#define __ASM_ARM_ARCH_POWER_H_
+
+#ifndef __ASSEMBLY__
+struct exynos4_power {
+ unsigned int om_stat;
+ unsigned char res1[0x8];
+ unsigned int rtc_clko_sel;
+ unsigned int gnss_rtc_out_ctrl;
+ unsigned char res2[0x1ec];
+ unsigned int system_power_down_ctrl;
+ unsigned char res3[0x1];
+ unsigned int system_power_down_option;
+ unsigned char res4[0x1f4];
+ unsigned int swreset;
+ unsigned int rst_stat;
+ unsigned char res5[0x1f8];
+ unsigned int wakeup_stat;
+ unsigned int eint_wakeup_mask;
+ unsigned int wakeup_mask;
+ unsigned char res6[0xf4];
+ unsigned int hdmi_phy_control;
+ unsigned int usbdevice_phy_control;
+ unsigned int usbhost_phy_control;
+ unsigned int dac_phy_control;
+ unsigned int mipi_phy0_control;
+ unsigned int mipi_phy1_control;
+ unsigned int adc_phy_control;
+ unsigned int pcie_phy_control;
+ unsigned int sata_phy_control;
+ unsigned char res7[0xdc];
+ unsigned int inform0;
+ unsigned int inform1;
+ unsigned int inform2;
+ unsigned int inform3;
+ unsigned int inform4;
+ unsigned int inform5;
+ unsigned int inform6;
+ unsigned int inform7;
+ unsigned char res8[0x1e0];
+ unsigned int pmu_debug;
+ unsigned char res9[0x5fc];
+ unsigned int arm_core0_sys_pwr_reg;
+ unsigned char res10[0xc];
+ unsigned int arm_core1_sys_pwr_reg;
+ unsigned char res11[0x6c];
+ unsigned int arm_common_sys_pwr_reg;
+ unsigned char res12[0x3c];
+ unsigned int arm_cpu_l2_0_sys_pwr_reg;
+ unsigned int arm_cpu_l2_1_sys_pwr_reg;
+ unsigned char res13[0x38];
+ unsigned int cmu_aclkstop_sys_pwr_reg;
+ unsigned int cmu_sclkstop_sys_pwr_reg;
+ unsigned char res14[0x4];
+ unsigned int cmu_reset_sys_pwr_reg;
+ unsigned char res15[0x10];
+ unsigned int apll_sysclk_sys_pwr_reg;
+ unsigned int mpll_sysclk_sys_pwr_reg;
+ unsigned int vpll_sysclk_sys_pwr_reg;
+ unsigned int epll_sysclk_sys_pwr_reg;
+ unsigned char res16[0x8];
+ unsigned int cmu_clkstop_gps_alive_sys_pwr_reg;
+ unsigned int cmu_reset_gps_alive_sys_pwr_reg;
+ unsigned int cmu_clkstop_cam_sys_pwr_reg;
+ unsigned int cmu_clkstop_tv_sys_pwr_reg;
+ unsigned int cmu_clkstop_mfc_sys_pwr_reg;
+ unsigned int cmu_clkstop_g3d_sys_pwr_reg;
+ unsigned int cmu_clkstop_lcd0_sys_pwr_reg;
+ unsigned int cmu_clkstop_lcd1_sys_pwr_reg;
+ unsigned int cmu_clkstop_maudio_sys_pwr_reg;
+ unsigned int cmu_clkstop_gps_sys_pwr_reg;
+ unsigned int cmu_reset_cam_sys_pwr_reg;
+ unsigned int cmu_reset_tv_sys_pwr_reg;
+ unsigned int cmu_reset_mfc_sys_pwr_reg;
+ unsigned int cmu_reset_g3d_sys_pwr_reg;
+ unsigned int cmu_reset_lcd0_sys_pwr_reg;
+ unsigned int cmu_reset_lcd1_sys_pwr_reg;
+ unsigned int cmu_reset_maudio_sys_pwr_reg;
+ unsigned int cmu_reset_gps_sys_pwr_reg;
+ unsigned int top_bus_sys_pwr_reg;
+ unsigned int top_retention_sys_pwr_reg;
+ unsigned int top_pwr_sys_pwr_reg;
+ unsigned char res17[0x1c];
+ unsigned int logic_reset_sys_pwr_reg;
+ unsigned char res18[0x14];
+ unsigned int onenandxl_mem_sys_pwr_reg;
+ unsigned int modemif_mem_sys_pwr_reg;
+ unsigned char res19[0x4];
+ unsigned int usbdevice_mem_sys_pwr_reg;
+ unsigned int sdmmc_mem_sys_pwr_reg;
+ unsigned int cssys_mem_sys_pwr_reg;
+ unsigned int secss_mem_sys_pwr_reg;
+ unsigned char res20[0x4];
+ unsigned int pcie_mem_sys_pwr_reg;
+ unsigned int sata_mem_sys_pwr_reg;
+ unsigned char res21[0x18];
+ unsigned int pad_retention_dram_sys_pwr_reg;
+ unsigned int pad_retention_maudio_sys_pwr_reg;
+ unsigned char res22[0x18];
+ unsigned int pad_retention_gpio_sys_pwr_reg;
+ unsigned int pad_retention_uart_sys_pwr_reg;
+ unsigned int pad_retention_mmca_sys_pwr_reg;
+ unsigned int pad_retention_mmcb_sys_pwr_reg;
+ unsigned int pad_retention_ebia_sys_pwr_reg;
+ unsigned int pad_retention_ebib_sys_pwr_reg;
+ unsigned char res23[0x8];
+ unsigned int pad_isolation_sys_pwr_reg;
+ unsigned char res24[0x1c];
+ unsigned int pad_alv_sel_sys_pwr_reg;
+ unsigned char res25[0x1c];
+ unsigned int xusbxti_sys_pwr_reg;
+ unsigned int xxti_sys_pwr_reg;
+ unsigned char res26[0x38];
+ unsigned int ext_regulator_sys_pwr_reg;
+ unsigned char res27[0x3c];
+ unsigned int gpio_mode_sys_pwr_reg;
+ unsigned char res28[0x3c];
+ unsigned int gpio_mode_maudio_sys_pwr_reg;
+ unsigned char res29[0x3c];
+ unsigned int cam_sys_pwr_reg;
+ unsigned int tv_sys_pwr_reg;
+ unsigned int mfc_sys_pwr_reg;
+ unsigned int g3d_sys_pwr_reg;
+ unsigned int lcd0_sys_pwr_reg;
+ unsigned int lcd1_sys_pwr_reg;
+ unsigned int maudio_sys_pwr_reg;
+ unsigned int gps_sys_pwr_reg;
+ unsigned int gps_alive_sys_pwr_reg;
+ unsigned char res30[0xc5c];
+ unsigned int arm_core0_configuration;
+ unsigned int arm_core0_status;
+ unsigned int arm_core0_option;
+ unsigned char res31[0x74];
+ unsigned int arm_core1_configuration;
+ unsigned int arm_core1_status;
+ unsigned int arm_core1_option;
+ unsigned char res32[0x37c];
+ unsigned int arm_common_option;
+ unsigned char res33[0x1f4];
+ unsigned int arm_cpu_l2_0_configuration;
+ unsigned int arm_cpu_l2_0_status;
+ unsigned char res34[0x18];
+ unsigned int arm_cpu_l2_1_configuration;
+ unsigned int arm_cpu_l2_1_status;
+ unsigned char res35[0xa00];
+ unsigned int pad_retention_maudio_option;
+ unsigned char res36[0xdc];
+ unsigned int pad_retention_gpio_option;
+ unsigned char res37[0x1c];
+ unsigned int pad_retention_uart_option;
+ unsigned char res38[0x1c];
+ unsigned int pad_retention_mmca_option;
+ unsigned char res39[0x1c];
+ unsigned int pad_retention_mmcb_option;
+ unsigned char res40[0x1c];
+ unsigned int pad_retention_ebia_option;
+ unsigned char res41[0x1c];
+ unsigned int pad_retention_ebib_option;
+ unsigned char res42[0x160];
+ unsigned int ps_hold_control;
+ unsigned char res43[0xf0];
+ unsigned int xusbxti_configuration;
+ unsigned int xusbxti_status;
+ unsigned char res44[0x14];
+ unsigned int xusbxti_duration;
+ unsigned int xxti_configuration;
+ unsigned int xxti_status;
+ unsigned char res45[0x14];
+ unsigned int xxti_duration;
+ unsigned char res46[0x1dc];
+ unsigned int ext_regulator_duration;
+ unsigned char res47[0x5e0];
+ unsigned int cam_configuration;
+ unsigned int cam_status;
+ unsigned int cam_option;
+ unsigned char res48[0x14];
+ unsigned int tv_configuration;
+ unsigned int tv_status;
+ unsigned int tv_option;
+ unsigned char res49[0x14];
+ unsigned int mfc_configuration;
+ unsigned int mfc_status;
+ unsigned int mfc_option;
+ unsigned char res50[0x14];
+ unsigned int g3d_configuration;
+ unsigned int g3d_status;
+ unsigned int g3d_option;
+ unsigned char res51[0x14];
+ unsigned int lcd0_configuration;
+ unsigned int lcd0_status;
+ unsigned int lcd0_option;
+ unsigned char res52[0x14];
+ unsigned int lcd1_configuration;
+ unsigned int lcd1_status;
+ unsigned int lcd1_option;
+ unsigned char res53[0x34];
+ unsigned int gps_configuration;
+ unsigned int gps_status;
+ unsigned int gps_option;
+ unsigned char res54[0x14];
+ unsigned int gps_alive_configuration;
+ unsigned int gps_alive_status;
+ unsigned int gps_alive_option;
+};
+#endif /* __ASSEMBLY__ */
+
+#endif
--
1.7.4.1
^ permalink raw reply related [flat|nested] 21+ messages in thread
* [U-Boot] [PATCH v3 3/3] ARMV7: Exynos4: Add support for TRATS board
2012-01-10 9:00 ` [U-Boot] [PATCH v3 0/3] ARMV7: Exynos4: " HeungJun, Kim
2012-01-10 9:00 ` [U-Boot] [PATCH v3 1/3] ARMV7: Exynos4: Add watchdog.h for Exynos4 HeungJun, Kim
2012-01-10 9:00 ` [U-Boot] [PATCH v3 2/3] ARMV7: Exynos4: Add supoort power " HeungJun, Kim
@ 2012-01-10 9:00 ` HeungJun, Kim
2012-01-11 2:35 ` Minkyu Kang
` (2 more replies)
2 siblings, 3 replies; 21+ messages in thread
From: HeungJun, Kim @ 2012-01-10 9:00 UTC (permalink / raw)
To: u-boot
This patch adds support for Samsung TRATS board
Signed-off-by: HeungJun, Kim <riverful.kim@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
---
MAINTAINERS | 4 +
board/samsung/trats/Makefile | 43 ++
board/samsung/trats/trats.c | 349 ++++++++++++++++
board/samsung/trats/trats_setup.h | 814 +++++++++++++++++++++++++++++++++++++
boards.cfg | 1 +
include/configs/trats.h | 216 ++++++++++
6 files changed, 1427 insertions(+), 0 deletions(-)
create mode 100644 board/samsung/trats/Makefile
create mode 100644 board/samsung/trats/trats.c
create mode 100644 board/samsung/trats/trats_setup.h
create mode 100644 include/configs/trats.h
diff --git a/MAINTAINERS b/MAINTAINERS
index 4bf12b5..60314a6 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -706,6 +706,10 @@ Chander Kashyap <k.chander@samsung.com>
origen ARM ARMV7 (EXYNOS4210 SoC)
SMDKV310 ARM ARMV7 (EXYNOS4210 SoC)
+Heungjun Kim <riverful.kim@samsung.com>
+
+ trats ARM ARMV7 (EXYNOS4210 SoC)
+
Torsten Koschorrek <koschorrek@synertronixx.de>
scb9328 ARM920T (i.MXL)
diff --git a/board/samsung/trats/Makefile b/board/samsung/trats/Makefile
new file mode 100644
index 0000000..d21883f
--- /dev/null
+++ b/board/samsung/trats/Makefile
@@ -0,0 +1,43 @@
+#
+# Copyright (C) 2011 Samsung Electronics
+# Heungjun Kim <riverful.kim@samsung.com>
+#
+# See file CREDITS for list of people who contributed to this
+# project.
+#
+# This program is free software; you can redistribute it and/or
+# modify it under the terms of the GNU General Public License as
+# published by the Free Software Foundation; either version 2 of
+# the License, or (at your option) any later version.
+#
+# This program is distributed in the hope that it will be useful,
+# but WITHOUT ANY WARRANTY; without even the implied warranty of
+# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+# GNU General Public License for more details.
+#
+# You should have received a copy of the GNU General Public License
+# along with this program; if not, write to the Free Software
+# Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+# MA 02111-1307 USA
+#
+
+include $(TOPDIR)/config.mk
+
+LIB = $(obj)lib$(BOARD).o
+
+COBJS-y += trats.o
+
+SRCS := $(COBJS-y:.o=.c)
+OBJS := $(addprefix $(obj),$(COBJS-y))
+
+$(LIB): $(obj).depend $(OBJS)
+ $(call cmd_link_o_target, $(OBJS))
+
+#########################################################################
+
+# defines $(obj).depend target
+include $(SRCTREE)/rules.mk
+
+sinclude $(obj).depend
+
+#########################################################################
diff --git a/board/samsung/trats/trats.c b/board/samsung/trats/trats.c
new file mode 100644
index 0000000..9070df5
--- /dev/null
+++ b/board/samsung/trats/trats.c
@@ -0,0 +1,349 @@
+/*
+ * Copyright (C) 2011 Samsung Electronics
+ * Heungjun Kim <riverful.kim@samsung.com>
+ * Kyungmin Park <kyungmin.park@samsung.com>
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#include <common.h>
+#include <asm/io.h>
+#include <asm/arch/gpio.h>
+#include <asm/arch/mmc.h>
+#include <asm/arch/clock.h>
+#include <asm/arch/watchdog.h>
+#include <asm/arch/gpio.h>
+#include <asm/arch/power.h>
+#include <pmic.h>
+#include <usb/s3c_udc.h>
+#include <asm/arch/cpu.h>
+#include <max8998_pmic.h>
+
+#include "trats_setup.h"
+
+DECLARE_GLOBAL_DATA_PTR;
+
+unsigned int board_rev;
+
+#ifdef CONFIG_REVISION_TAG
+u32 get_board_rev(void)
+{
+ return board_rev;
+}
+#endif
+
+static void check_hw_revision(void);
+static void pmic_reset(void);
+
+int board_init(void)
+{
+ gd->bd->bi_boot_params = PHYS_SDRAM_1 + 0x100;
+
+ check_hw_revision();
+ printf("HW Revision:\t0x%x\n", board_rev);
+
+#if defined(CONFIG_PMIC)
+ pmic_init();
+ pmic_reset();
+#endif
+
+ return 0;
+}
+
+int dram_init(void)
+{
+ gd->ram_size = get_ram_size((long *)PHYS_SDRAM_1, PHYS_SDRAM_1_SIZE) +
+ get_ram_size((long *)PHYS_SDRAM_2, PHYS_SDRAM_2_SIZE);
+
+ return 0;
+}
+
+void dram_init_banksize(void)
+{
+ gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
+ gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
+ gd->bd->bi_dram[1].start = PHYS_SDRAM_2;
+ gd->bd->bi_dram[1].size = PHYS_SDRAM_2_SIZE;
+}
+
+static unsigned int get_hw_revision(void)
+{
+ struct exynos4_gpio_part1 *gpio =
+ (struct exynos4_gpio_part1 *)samsung_get_base_gpio_part1();
+ int hwrev = 0;
+ int i;
+
+ /* hw_rev[3:0] == GPE1[3:0] */
+ for (i = 0; i < 4; i++) {
+ s5p_gpio_cfg_pin(&gpio->e1, i, GPIO_INPUT);
+ s5p_gpio_set_pull(&gpio->e1, i, GPIO_PULL_NONE);
+ }
+
+ udelay(1);
+
+ for (i = 0; i < 4; i++)
+ hwrev |= (s5p_gpio_get_value(&gpio->e1, i) << i);
+
+ debug("hwrev 0x%x\n", hwrev);
+
+ return hwrev;
+}
+
+static void check_hw_revision(void)
+{
+ int hwrev;
+
+ hwrev = get_hw_revision();
+
+ board_rev |= hwrev;
+}
+
+static void pmic_reset(void)
+{
+ struct exynos4_gpio_part2 *gpio =
+ (struct exynos4_gpio_part2 *)samsung_get_base_gpio_part2();
+
+ s5p_gpio_set_pull(&gpio->x2, 7, GPIO_PULL_NONE);
+ s5p_gpio_direction_output(&gpio->x2, 7, 1);
+}
+
+#ifdef CONFIG_DISPLAY_BOARDINFO
+int checkboard(void)
+{
+ puts("Board:\tTRATS\n");
+ return 0;
+}
+#endif
+
+#ifdef CONFIG_GENERIC_MMC
+int board_mmc_init(bd_t *bis)
+{
+ struct exynos4_gpio_part2 *gpio =
+ (struct exynos4_gpio_part2 *)samsung_get_base_gpio_part2();
+ int i, err;
+
+ /* eMMC_EN: SD_0_CDn: GPK0[2] Output High */
+ s5p_gpio_direction_output(&gpio->k0, 2, 1);
+ s5p_gpio_set_pull(&gpio->k0, 2, GPIO_PULL_NONE);
+
+ /*
+ * eMMC GPIO:
+ * SDR 8-bit at 48MHz at MMC0
+ * GPK0[0] SD_0_CLK(2)
+ * GPK0[1] SD_0_CMD(2)
+ * GPK0[2] SD_0_CDn -> Not used
+ * GPK0[3:6] SD_0_DATA[0:3](2)
+ * GPK1[3:6] SD_0_DATA[0:3](3)
+ *
+ * DDR 4-bit at 26MHz at MMC4
+ * GPK0[0] SD_4_CLK(3)
+ * GPK0[1] SD_4_CMD(3)
+ * GPK0[2] SD_4_CDn -> Not used
+ * GPK0[3:6] SD_4_DATA[0:3](3)
+ * GPK1[3:6] SD_4_DATA[4:7](4)
+ */
+ for (i = 0; i < 7; i++) {
+ if (i == 2)
+ continue;
+ /* GPK0[0:6] special function 2 */
+ s5p_gpio_cfg_pin(&gpio->k0, i, 0x2);
+ /* GPK0[0:6] pull disable */
+ s5p_gpio_set_pull(&gpio->k0, i, GPIO_PULL_NONE);
+ /* GPK0[0:6] drv 4x */
+ s5p_gpio_set_drv(&gpio->k0, i, GPIO_DRV_4X);
+ }
+
+ for (i = 3; i < 7; i++) {
+ /* GPK1[3:6] special function 3 */
+ s5p_gpio_cfg_pin(&gpio->k1, i, 0x3);
+ /* GPK1[3:6] pull disable */
+ s5p_gpio_set_pull(&gpio->k1, i, GPIO_PULL_NONE);
+ /* GPK1[3:6] drv 4x */
+ s5p_gpio_set_drv(&gpio->k1, i, GPIO_DRV_4X);
+ }
+
+ /*
+ * MMC device init
+ * mmc0 : eMMC (8-bit buswidth)
+ * mmc2 : SD card (4-bit buswidth)
+ */
+ err = s5p_mmc_init(0, 8);
+
+ /* T-flash detect */
+ s5p_gpio_cfg_pin(&gpio->x3, 4, 0xf);
+ s5p_gpio_set_pull(&gpio->x3, 4, GPIO_PULL_UP);
+
+ /*
+ * Check the T-flash detect pin
+ * GPX3[4] T-flash detect pin
+ */
+ if (!s5p_gpio_get_value(&gpio->x3, 4)) {
+ /*
+ * SD card GPIO:
+ * GPK2[0] SD_2_CLK(2)
+ * GPK2[1] SD_2_CMD(2)
+ * GPK2[2] SD_2_CDn -> Not used
+ * GPK2[3:6] SD_2_DATA[0:3](2)
+ */
+ for (i = 0; i < 7; i++) {
+ if (i == 2)
+ continue;
+ /* GPK2[0:6] special function 2 */
+ s5p_gpio_cfg_pin(&gpio->k2, i, 0x2);
+ /* GPK2[0:6] pull disable */
+ s5p_gpio_set_pull(&gpio->k2, i, GPIO_PULL_NONE);
+ /* GPK2[0:6] drv 4x */
+ s5p_gpio_set_drv(&gpio->k2, i, GPIO_DRV_4X);
+ }
+ err = s5p_mmc_init(2, 4);
+ }
+
+ return err;
+}
+#endif
+
+#ifdef CONFIG_USB_GADGET
+static int s5pc210_phy_control(int on)
+{
+ int ret = 0;
+ struct pmic *p = get_pmic();
+
+ if (pmic_probe(p))
+ return -1;
+
+ if (on) {
+ ret |= pmic_set_output(p,
+ MAX8998_REG_BUCK_ACTIVE_DISCHARGE3,
+ MAX8998_SAFEOUT1, LDO_ON);
+ ret |= pmic_set_output(p, MAX8998_REG_ONOFF1,
+ MAX8998_LDO3, LDO_ON);
+ ret |= pmic_set_output(p, MAX8998_REG_ONOFF2,
+ MAX8998_LDO8, LDO_ON);
+
+ } else {
+ ret |= pmic_set_output(p, MAX8998_REG_ONOFF2,
+ MAX8998_LDO8, LDO_OFF);
+ ret |= pmic_set_output(p, MAX8998_REG_ONOFF1,
+ MAX8998_LDO3, LDO_OFF);
+ ret |= pmic_set_output(p,
+ MAX8998_REG_BUCK_ACTIVE_DISCHARGE3,
+ MAX8998_SAFEOUT1, LDO_OFF);
+ }
+
+ if (ret) {
+ puts("MAX8998 LDO setting error!\n");
+ return -1;
+ }
+
+ return 0;
+}
+
+struct s3c_plat_otg_data s5pc210_otg_data = {
+ .phy_control = s5pc210_phy_control,
+ .regs_phy = EXYNOS4_USBPHY_BASE,
+ .regs_otg = EXYNOS4_USBOTG_BASE,
+ .usb_phy_ctrl = EXYNOS4_USBPHY_CONTROL,
+ .usb_flags = PHY0_SLEEP,
+};
+#endif
+
+static void clock_init(void)
+{
+ struct exynos4_clock *clk =
+ (struct exynos4_clock *)samsung_get_base_clock();
+
+ writel(CLK_SRC_CPU_VAL, (unsigned int)&clk->src_cpu);
+ writel(CLK_SRC_TOP0_VAL, (unsigned int)&clk->src_top0);
+ writel(CLK_SRC_FSYS_VAL, (unsigned int)&clk->src_fsys);
+ writel(CLK_SRC_PERIL0_VAL, (unsigned int)&clk->src_peril0);
+
+ writel(CLK_DIV_CPU0_VAL, (unsigned int)&clk->div_cpu0);
+ writel(CLK_DIV_CPU1_VAL, (unsigned int)&clk->div_cpu1);
+ writel(CLK_DIV_DMC0_VAL, (unsigned int)&clk->div_dmc0);
+ writel(CLK_DIV_DMC1_VAL, (unsigned int)&clk->div_dmc1);
+ writel(CLK_DIV_LEFTBUS_VAL, (unsigned int)&clk->div_leftbus);
+ writel(CLK_DIV_RIGHTBUS_VAL, (unsigned int)&clk->div_rightbus);
+ writel(CLK_DIV_TOP_VAL, (unsigned int)&clk->div_top);
+ writel(CLK_DIV_FSYS1_VAL, (unsigned int)&clk->div_fsys1);
+ writel(CLK_DIV_FSYS2_VAL, (unsigned int)&clk->div_fsys2);
+ writel(CLK_DIV_FSYS3_VAL, (unsigned int)&clk->div_fsys3);
+ writel(CLK_DIV_PERIL0_VAL, (unsigned int)&clk->div_peril0);
+
+ writel(PLL_LOCKTIME, (unsigned int)&clk->apll_lock);
+ writel(PLL_LOCKTIME, (unsigned int)&clk->mpll_lock);
+ writel(PLL_LOCKTIME, (unsigned int)&clk->epll_lock);
+ writel(PLL_LOCKTIME, (unsigned int)&clk->vpll_lock);
+ writel(APLL_CON1_VAL, (unsigned int)&clk->apll_con1);
+ writel(APLL_CON0_VAL, (unsigned int)&clk->apll_con0);
+ writel(MPLL_CON1_VAL, (unsigned int)&clk->mpll_con1);
+ writel(MPLL_CON0_VAL, (unsigned int)&clk->mpll_con0);
+ writel(EPLL_CON1_VAL, (unsigned int)&clk->epll_con1);
+ writel(EPLL_CON0_VAL, (unsigned int)&clk->epll_con0);
+ writel(VPLL_CON1_VAL, (unsigned int)&clk->vpll_con1);
+ writel(VPLL_CON0_VAL, (unsigned int)&clk->vpll_con0);
+
+ writel(CLK_GATE_IP_CAM_VAL, (unsigned int)&clk->gate_ip_cam);
+ writel(CLK_GATE_IP_VP_VAL, (unsigned int)&clk->gate_ip_tv);
+ writel(CLK_GATE_IP_MFC_VAL, (unsigned int)&clk->gate_ip_mfc);
+ writel(CLK_GATE_IP_G3D_VAL, (unsigned int)&clk->gate_ip_g3d);
+ writel(CLK_GATE_IP_IMAGE_VAL, (unsigned int)&clk->gate_ip_image);
+ writel(CLK_GATE_IP_LCD0_VAL, (unsigned int)&clk->gate_ip_lcd0);
+ writel(CLK_GATE_IP_LCD1_VAL, (unsigned int)&clk->gate_ip_lcd1);
+ writel(CLK_GATE_IP_FSYS_VAL, (unsigned int)&clk->gate_ip_fsys);
+ writel(CLK_GATE_IP_GPS_VAL, (unsigned int)&clk->gate_ip_gps);
+ writel(CLK_GATE_IP_PERIL_VAL, (unsigned int)&clk->gate_ip_peril);
+ writel(CLK_GATE_IP_PERIR_VAL, (unsigned int)&clk->gate_ip_perir);
+ writel(CLK_GATE_BLOCK_VAL, (unsigned int)&clk->gate_block);
+}
+
+static void watchdog_disable(void)
+{
+ struct exynos4_watchdog *wd =
+ (struct exynos4_watchdog *)samsung_get_base_watchdog();
+
+ writel(~(WTCON_EN | WTCON_INT), (unsigned int)&wd->wtcon);
+}
+
+static void power_init(void)
+{
+ struct exynos4_power *pwr =
+ (struct exynos4_power *)samsung_get_base_power();
+
+ /* PS HOLD */
+ writel(EXYNOS4_PS_HOLD_CON_VAL, (unsigned int)&pwr->ps_hold_control);
+
+ /* Set power down */
+ writel(0, (unsigned int)&pwr->cam_configuration);
+ writel(0, (unsigned int)&pwr->tv_configuration);
+ writel(0, (unsigned int)&pwr->mfc_configuration);
+ writel(0, (unsigned int)&pwr->g3d_configuration);
+ writel(0, (unsigned int)&pwr->lcd1_configuration);
+ writel(0, (unsigned int)&pwr->gps_configuration);
+ writel(0, (unsigned int)&pwr->gps_alive_configuration);
+}
+
+void lowlevel_init(void)
+{
+ s5p_set_cpu_id(); /* For using Exynos's structures */
+
+ watchdog_disable();
+
+ clock_init();
+ power_init();
+}
diff --git a/board/samsung/trats/trats_setup.h b/board/samsung/trats/trats_setup.h
new file mode 100644
index 0000000..a1bfe3e
--- /dev/null
+++ b/board/samsung/trats/trats_setup.h
@@ -0,0 +1,814 @@
+/*
+ * Machine Specific Values for TRATS board based on EXYNOS4210
+ *
+ * Copyright (C) 2011 Samsung Electronics
+ * Heungjun Kim <riverful.kim@samsung.com>
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#ifndef _TRATS_SETUP_H
+#define _TRATS_SETUP_H
+
+#include <config.h>
+#include <version.h>
+#include <asm/arch/cpu.h>
+
+/* Offsets of clock registers (sources and dividers) */
+#define CLK_SRC_CPU_OFFSET 0x14200
+#define CLK_DIV_CPU0_OFFSET 0x14500
+#define CLK_DIV_CPU1_OFFSET 0x14504
+
+#define CLK_DIV_DMC0_OFFSET 0x10500
+#define CLK_DIV_DMC1_OFFSET 0x10504
+
+#define CLK_DIV_LEFTBUS_OFFSET 0x4500
+#define CLK_DIV_RIGHTBUS_OFFSET 0x8500
+
+#define CLK_SRC_TOP0_OFFSET 0xC210
+#define CLK_DIV_TOP_OFFSET 0xC510
+
+#define CLK_SRC_FSYS_OFFSET 0xC240
+#define CLK_DIV_FSYS1_OFFSET 0xC544
+#define CLK_DIV_FSYS2_OFFSET 0xC548
+#define CLK_DIV_FSYS3_OFFSET 0xC54C
+
+#define CLK_SRC_PERIL0_OFFSET 0xC250
+#define CLK_DIV_PERIL0_OFFSET 0xC550
+
+#define APLL_LOCK_OFFSET 0x14000
+#define MPLL_LOCK_OFFSET 0x14008
+#define APLL_CON0_OFFSET 0x14100
+#define APLL_CON1_OFFSET 0x14104
+#define MPLL_CON0_OFFSET 0x14108
+#define MPLL_CON1_OFFSET 0x1410C
+
+#define EPLL_LOCK_OFFSET 0xC010
+#define VPLL_LOCK_OFFSET 0xC020
+#define EPLL_CON0_OFFSET 0xC110
+#define EPLL_CON1_OFFSET 0xC114
+#define VPLL_CON0_OFFSET 0xC120
+#define VPLL_CON1_OFFSET 0xC124
+
+#define CLK_GATE_IP_CAM_OFFSET 0xC920
+#define CLK_GATE_IP_VP_OFFSET 0xC924
+#define CLK_GATE_IP_MFC_OFFSET 0xC928
+#define CLK_GATE_IP_G3D_OFFSET 0xC92C
+#define CLK_GATE_IP_IMAGE_OFFSET 0xC930
+#define CLK_GATE_IP_LCD0_OFFSET 0xC934
+#define CLK_GATE_IP_LCD1_OFFSET 0xC938
+#define CLK_GATE_IP_FSYS_OFFSET 0xC940
+#define CLK_GATE_IP_GPS_OFFSET 0xC94C
+#define CLK_GATE_IP_PERIL_OFFSET 0xC950
+#define CLK_GATE_IP_PERIR_OFFSET 0xC960
+#define CLK_GATE_BLOCK_OFFSET 0xC970
+
+#define PS_HOLD_CONTROL_OFFSET 0x330C
+
+#define SYSTIMER_G_CON_OFFSET 0x0240
+
+#define POWER_CAM_CONFIGURATION_OFFSET 0x1C00
+#define POWER_TV_CONFIGURATION_OFFSET 0x1C20
+#define POWER_MFC_CONFIGURATION_OFFSET 0x1C40
+#define POWER_G3D_CONFIGURATION_OFFSET 0x1C60
+#define POWER_LCD1_CONFIGURATION_OFFSET 0x1CA0
+#define POWER_GPS_CONFIGURATION_OFFSET 0x1CE0
+
+/* CLK_SRC_CPU: APLL(1), MPLL(1), CORE(0), HPM(0) */
+#define MUX_HPM_SEL_MOUTAPLL 0x0
+#define MUX_HPM_SEL_SCLKMPLL 0x1
+#define MUX_CORE_SEL_MOUTAPLL 0x0
+#define MUX_CORE_SEL_SCLKMPLL 0x1
+#define MUX_MPLL_SEL_FILPLL 0x0
+#define MUX_MPLL_SEL_MOUTMPLLFOUT 0x1
+#define MUX_APLL_SEL_FILPLL 0x0
+#define MUX_APLL_SEL_MOUTMPLLFOUT 0x1
+#define CLK_SRC_CPU_VAL ((MUX_HPM_SEL_MOUTAPLL << 20) \
+ | (MUX_CORE_SEL_MOUTAPLL << 16) \
+ | (MUX_MPLL_SEL_MOUTMPLLFOUT << 8)\
+ | (MUX_APLL_SEL_MOUTMPLLFOUT << 0))
+
+/* CLK_DIV_CPU0 */
+#define APLL_RATIO 0x0
+#define PCLK_DBG_RATIO 0x1
+#define ATB_RATIO 0x3
+#define PERIPH_RATIO 0x3
+#define COREM1_RATIO 0x7
+#define COREM0_RATIO 0x3
+#define CORE_RATIO 0x0
+#define CLK_DIV_CPU0_VAL ((APLL_RATIO << 24) \
+ | (PCLK_DBG_RATIO << 20) \
+ | (ATB_RATIO << 16) \
+ | (PERIPH_RATIO << 12) \
+ | (COREM1_RATIO << 8) \
+ | (COREM0_RATIO << 4) \
+ | (CORE_RATIO << 0))
+
+/* CLK_DIV_CPU1 */
+#define HPM_RATIO 0x0
+#define COPY_RATIO 0x3
+#define CLK_DIV_CPU1_VAL ((HPM_RATIO << 4) | (COPY_RATIO))
+
+/* CLK_DIV_DMC0 */
+#define CORE_TIMERS_RATIO 0x1
+#define COPY2_RATIO 0x3
+#define DMCP_RATIO 0x1
+#define DMCD_RATIO 0x1
+#define DMC_RATIO 0x1
+#define DPHY_RATIO 0x1
+#define ACP_PCLK_RATIO 0x1
+#define ACP_RATIO 0x3
+#define CLK_DIV_DMC0_VAL ((CORE_TIMERS_RATIO << 28) \
+ | (COPY2_RATIO << 24) \
+ | (DMCP_RATIO << 20) \
+ | (DMCD_RATIO << 16) \
+ | (DMC_RATIO << 12) \
+ | (DPHY_RATIO << 8) \
+ | (ACP_PCLK_RATIO << 4) \
+ | (ACP_RATIO << 0))
+
+/* CLK_DIV_DMC1 */
+#define DPM_RATIO 0x1
+#define DVSEM_RATIO 0x1
+#define PWI_RATIO 0x1
+#define CLK_DIV_DMC1_VAL ((DPM_RATIO << 24) \
+ | (DVSEM_RATIO << 16) \
+ | (PWI_RATIO << 8))
+
+/* CLK_SRC_TOP0 */
+#define MUX_ONENAND_SEL_ACLK_133 0x0
+#define MUX_ONENAND_SEL_ACLK_160 0x1
+#define MUX_ACLK_133_SEL_SCLKMPLL 0x0
+#define MUX_ACLK_133_SEL_SCLKAPLL 0x1
+#define MUX_ACLK_160_SEL_SCLKMPLL 0x0
+#define MUX_ACLK_160_SEL_SCLKAPLL 0x1
+#define MUX_ACLK_100_SEL_SCLKMPLL 0x0
+#define MUX_ACLK_100_SEL_SCLKAPLL 0x1
+#define MUX_ACLK_200_SEL_SCLKMPLL 0x0
+#define MUX_ACLK_200_SEL_SCLKAPLL 0x1
+#define MUX_VPLL_SEL_FINPLL 0x0
+#define MUX_VPLL_SEL_FOUTVPLL 0x1
+#define MUX_EPLL_SEL_FINPLL 0x0
+#define MUX_EPLL_SEL_FOUTEPLL 0x1
+#define MUX_ONENAND_1_SEL_MOUTONENAND 0x0
+#define MUX_ONENAND_1_SEL_SCLKVPLL 0x1
+#define CLK_SRC_TOP0_VAL ((MUX_ONENAND_SEL_ACLK_160 << 28) \
+ | (MUX_ACLK_133_SEL_SCLKMPLL << 24) \
+ | (MUX_ACLK_160_SEL_SCLKMPLL << 20) \
+ | (MUX_ACLK_100_SEL_SCLKMPLL << 16) \
+ | (MUX_ACLK_200_SEL_SCLKMPLL << 12) \
+ | (MUX_VPLL_SEL_FOUTVPLL << 8) \
+ | (MUX_EPLL_SEL_FOUTEPLL << 4) \
+ | (MUX_ONENAND_1_SEL_MOUTONENAND << 0))
+
+/* CLK_DIV_TOP */
+#define ONENAND_RATIO 0x0
+#define ACLK_133_RATIO 0x5
+#define ACLK_160_RATIO 0x4
+#define ACLK_100_RATIO 0x7
+#define ACLK_200_RATIO 0x3
+#define CLK_DIV_TOP_VAL ((ONENAND_RATIO << 16) \
+ | (ACLK_133_RATIO << 12)\
+ | (ACLK_160_RATIO << 8) \
+ | (ACLK_100_RATIO << 4) \
+ | (ACLK_200_RATIO << 0))
+
+/* CLK_DIV_LEFTBUS */
+#define GPL_RATIO 0x1
+#define GDL_RATIO 0x3
+#define CLK_DIV_LEFTBUS_VAL ((GPL_RATIO << 4) | (GDL_RATIO))
+
+/* CLK_DIV_RIGHTBUS */
+#define GPR_RATIO 0x1
+#define GDR_RATIO 0x3
+#define CLK_DIV_RIGHTBUS_VAL ((GPR_RATIO << 4) | (GDR_RATIO))
+
+/* CLK_SRS_FSYS: 6 = SCLKMPLL */
+#define SATA_SEL_SCLKMPLL 0
+#define SATA_SEL_SCLKAPLL 1
+
+#define MMC_SEL_XXTI 0
+#define MMC_SEL_XUSBXTI 1
+#define MMC_SEL_SCLK_HDMI24M 2
+#define MMC_SEL_SCLK_USBPHY0 3
+#define MMC_SEL_SCLK_USBPHY1 4
+#define MMC_SEL_SCLK_HDMIPHY 5
+#define MMC_SEL_SCLKMPLL 6
+#define MMC_SEL_SCLKEPLL 7
+#define MMC_SEL_SCLKVPLL 8
+
+#define MMCC0_SEL MMC_SEL_SCLKMPLL
+#define MMCC1_SEL MMC_SEL_SCLKMPLL
+#define MMCC2_SEL MMC_SEL_SCLKMPLL
+#define MMCC3_SEL MMC_SEL_SCLKMPLL
+#define MMCC4_SEL MMC_SEL_SCLKMPLL
+#define CLK_SRC_FSYS_VAL ((SATA_SEL_SCLKMPLL << 24) \
+ | (MMCC4_SEL << 16) \
+ | (MMCC3_SEL << 12) \
+ | (MMCC2_SEL << 8) \
+ | (MMCC1_SEL << 4) \
+ | (MMCC0_SEL << 0))
+
+/* SCLK_MMC[0-4] = MOUTMMC[0-4]/(MMC[0-4]_RATIO + 1)/(MMC[0-4]_PRE_RATIO +1) */
+/* CLK_DIV_FSYS1: 800(MPLL) / (15 + 1) */
+#define MMC0_RATIO 0xF
+#define MMC0_PRE_RATIO 0x0
+#define MMC1_RATIO 0xF
+#define MMC1_PRE_RATIO 0x0
+#define CLK_DIV_FSYS1_VAL ((MMC1_PRE_RATIO << 24) \
+ | (MMC1_RATIO << 16) \
+ | (MMC0_PRE_RATIO << 8) \
+ | (MMC0_RATIO << 0))
+
+/* CLK_DIV_FSYS2: 800(MPLL) / (15 + 1) */
+#define MMC2_RATIO 0xF
+#define MMC2_PRE_RATIO 0x0
+#define MMC3_RATIO 0xF
+#define MMC3_PRE_RATIO 0x0
+#define CLK_DIV_FSYS2_VAL ((MMC3_PRE_RATIO << 24) \
+ | (MMC3_RATIO << 16) \
+ | (MMC2_PRE_RATIO << 8) \
+ | (MMC2_RATIO << 0))
+
+/* CLK_DIV_FSYS3: 800(MPLL) / (15 + 1) */
+#define MMC4_RATIO 0xF
+#define MMC4_PRE_RATIO 0x0
+#define CLK_DIV_FSYS3_VAL ((MMC4_PRE_RATIO << 8) \
+ | (MMC4_RATIO << 0))
+
+/* CLK_SRC_PERIL0 */
+#define UART_SEL_XXTI 0
+#define UART_SEL_XUSBXTI 1
+#define UART_SEL_SCLK_HDMI24M 2
+#define UART_SEL_SCLK_USBPHY0 3
+#define UART_SEL_SCLK_USBPHY1 4
+#define UART_SEL_SCLK_HDMIPHY 5
+#define UART_SEL_SCLKMPLL 6
+#define UART_SEL_SCLKEPLL 7
+#define UART_SEL_SCLKVPLL 8
+
+#define UART0_SEL UART_SEL_SCLKMPLL
+#define UART1_SEL UART_SEL_SCLKMPLL
+#define UART2_SEL UART_SEL_SCLKMPLL
+#define UART3_SEL UART_SEL_SCLKMPLL
+#define UART4_SEL UART_SEL_SCLKMPLL
+#define UART5_SEL UART_SEL_SCLKMPLL
+#define CLK_SRC_PERIL0_VAL ((UART5_SEL << 16) \
+ | (UART4_SEL << 12) \
+ | (UART3_SEL << 12) \
+ | (UART2_SEL << 8) \
+ | (UART1_SEL << 4) \
+ | (UART0_SEL << 0))
+
+/* SCLK_UART[0-4] = MOUTUART[0-4]/(UART[0-4]_RATIO + 1) */
+/* CLK_DIV_PERIL0 */
+#define UART0_RATIO 7
+#define UART1_RATIO 7
+#define UART2_RATIO 7
+#define UART3_RATIO 4
+#define UART4_RATIO 7
+#define UART5_RATIO 7
+#define CLK_DIV_PERIL0_VAL ((UART5_RATIO << 16) \
+ | (UART4_RATIO << 12) \
+ | (UART3_RATIO << 12) \
+ | (UART2_RATIO << 8) \
+ | (UART1_RATIO << 4) \
+ | (UART0_RATIO << 0))
+
+/* Required period to generate a stable clock output */
+/* PLL_LOCK_TIME */
+#define PLL_LOCKTIME 0x1C20
+
+/* PLL Values */
+#define DISABLE 0
+#define ENABLE 1
+#define SET_PLL(mdiv, pdiv, sdiv) ((ENABLE << 31)\
+ | (mdiv << 16) \
+ | (pdiv << 8) \
+ | (sdiv << 0))
+
+/* APLL_CON0: 800MHz */
+#define APLL_MDIV 0xC8
+#define APLL_PDIV 0x6
+#define APLL_SDIV 0x1
+#define APLL_CON0_VAL SET_PLL(APLL_MDIV, APLL_PDIV, APLL_SDIV)
+
+/* APLL_CON1 */
+#define APLL_AFC_ENB 0x1
+#define APLL_AFC 0x1C
+#define APLL_CON1_VAL ((APLL_AFC_ENB << 31) | (APLL_AFC << 0))
+
+/* MPLL_CON0: 800MHz */
+#define MPLL_MDIV 0xC8
+#define MPLL_PDIV 0x6
+#define MPLL_SDIV 0x1
+#define MPLL_CON0_VAL SET_PLL(MPLL_MDIV, MPLL_PDIV, MPLL_SDIV)
+
+/* MPLL_CON1 */
+#define MPLL_AFC_ENB 0x1
+#define MPLL_AFC 0x1C
+#define MPLL_CON1_VAL ((MPLL_AFC_ENB << 31) | (MPLL_AFC << 0))
+
+/* EPLL_CON0: 96MHz */
+#define EPLL_MDIV 0x30
+#define EPLL_PDIV 0x3
+#define EPLL_SDIV 0x2
+#define EPLL_CON0_VAL SET_PLL(EPLL_MDIV, EPLL_PDIV, EPLL_SDIV)
+
+/* EPLL_CON1 */
+#define EPLL_K 0x0
+#define EPLL_CON1_VAL (EPLL_K >> 0)
+
+/* VPLL_CON0: 108MHz */
+#define VPLL_MDIV 0x35
+#define VPLL_PDIV 0x3
+#define VPLL_SDIV 0x2
+#define VPLL_CON0_VAL SET_PLL(VPLL_MDIV, VPLL_PDIV, VPLL_SDIV)
+
+/* VPLL_CON1 */
+#define VPLL_SSCG_EN DISABLE
+#define VPLL_SEL_PF_DN_SPREAD 0x0
+#define VPLL_MRR 0x11
+#define VPLL_MFR 0x0
+#define VPLL_K 0x400
+#define VPLL_CON1_VAL ((VPLL_SSCG_EN << 31)\
+ | (VPLL_SEL_PF_DN_SPREAD << 29) \
+ | (VPLL_MRR << 24) \
+ | (VPLL_MFR << 16) \
+ | (VPLL_K << 0))
+
+/*
+ * CLOCK GATE
+ *
+ * GATE CAM : All block
+ * GATE VP : All block
+ * GATE MFC : All block
+ * GATE G3D : All block
+ * GATE IMAGE : All block
+ * GATE LCD0 : All block
+ * GATE LCD1 : All block
+ * GATE FSYS : Enable - PDMA0,1, SDMMC0,2, USBHOST, USBDEVICE, PPMUFILE
+ * GATE GPS : All block
+ * GATE PERI Left : All Enable, Block - SLIMBUS, SPDIF, AC97
+ * GATE PERI Right : All Enable, Block - KEYIF
+ * GATE Block : All block
+ */
+#define CLK_EN 0x0
+#define CLK_DIS 0x1
+
+#define BIT_CAM_CLK_PIXELASYNCM1 18
+#define BIT_CAM_CLK_PIXELASYNCM0 17
+#define BIT_CAM_CLK_PPMUCAMIF 16
+#define BIT_CAM_CLK_QEFIMC3 15
+#define BIT_CAM_CLK_QEFIMC2 14
+#define BIT_CAM_CLK_QEFIMC1 13
+#define BIT_CAM_CLK_QEFIMC0 12
+#define BIT_CAM_CLK_SMMUJPEG 11
+#define BIT_CAM_CLK_SMMUFIMC3 10
+#define BIT_CAM_CLK_SMMUFIMC2 9
+#define BIT_CAM_CLK_SMMUFIMC1 8
+#define BIT_CAM_CLK_SMMUFIMC0 7
+#define BIT_CAM_CLK_JPEG 6
+#define BIT_CAM_CLK_CSIS1 5
+#define BIT_CAM_CLK_CSIS0 4
+#define BIT_CAM_CLK_FIMC3 3
+#define BIT_CAM_CLK_FIMC2 2
+#define BIT_CAM_CLK_FIMC1 1
+#define BIT_CAM_CLK_FIMC0 0
+#define CLK_GATE_IP_CAM_VAL ~((CLK_DIS << BIT_CAM_CLK_PIXELASYNCM1)\
+ | (CLK_DIS << BIT_CAM_CLK_PIXELASYNCM0)\
+ | (CLK_DIS << BIT_CAM_CLK_PPMUCAMIF)\
+ | (CLK_DIS << BIT_CAM_CLK_QEFIMC3)\
+ | (CLK_DIS << BIT_CAM_CLK_QEFIMC2)\
+ | (CLK_DIS << BIT_CAM_CLK_QEFIMC1)\
+ | (CLK_DIS << BIT_CAM_CLK_QEFIMC0)\
+ | (CLK_DIS << BIT_CAM_CLK_SMMUJPEG)\
+ | (CLK_DIS << BIT_CAM_CLK_SMMUFIMC3)\
+ | (CLK_DIS << BIT_CAM_CLK_SMMUFIMC2)\
+ | (CLK_DIS << BIT_CAM_CLK_SMMUFIMC1)\
+ | (CLK_DIS << BIT_CAM_CLK_SMMUFIMC0)\
+ | (CLK_DIS << BIT_CAM_CLK_JPEG)\
+ | (CLK_DIS << BIT_CAM_CLK_CSIS1)\
+ | (CLK_DIS << BIT_CAM_CLK_CSIS0)\
+ | (CLK_DIS << BIT_CAM_CLK_FIMC3)\
+ | (CLK_DIS << BIT_CAM_CLK_FIMC2)\
+ | (CLK_DIS << BIT_CAM_CLK_FIMC1)\
+ | (CLK_DIS << BIT_CAM_CLK_FIMC0))
+
+#define BIT_VP_CLK_PPMUTV 5
+#define BIT_VP_CLK_SMMUTV 4
+#define BIT_VP_CLK_HDMI 3
+#define BIT_VP_CLK_TVENC 2
+#define BIT_VP_CLK_MIXER 1
+#define BIT_VP_CLK_VP 0
+#define CLK_GATE_IP_VP_VAL ~((CLK_DIS << BIT_VP_CLK_PPMUTV)\
+ | (CLK_DIS << BIT_VP_CLK_SMMUTV)\
+ | (CLK_DIS << BIT_VP_CLK_HDMI)\
+ | (CLK_DIS << BIT_VP_CLK_TVENC)\
+ | (CLK_DIS << BIT_VP_CLK_MIXER)\
+ | (CLK_DIS << BIT_VP_CLK_VP))
+
+#define BIT_MFC_CLK_PPMUMFC_R 4
+#define BIT_MFC_CLK_PPMUMFC_L 3
+#define BIT_MFC_CLK_SMMUMFC_R 2
+#define BIT_MFC_CLK_SMMUMFC_L 1
+#define BIT_MFC_CLK_MFC 0
+#define CLK_GATE_IP_MFC_VAL ~((CLK_DIS << BIT_MFC_CLK_PPMUMFC_R)\
+ | (CLK_DIS << BIT_MFC_CLK_PPMUMFC_L)\
+ | (CLK_DIS << BIT_MFC_CLK_SMMUMFC_R)\
+ | (CLK_DIS << BIT_MFC_CLK_SMMUMFC_L)\
+ | (CLK_DIS << BIT_MFC_CLK_MFC))
+
+#define BIT_G3D_CLK_QEG3D 2
+#define BIT_G3D_CLK_PPMUG3D 1
+#define BIT_G3D_CLK_G3D 0
+#define CLK_GATE_IP_G3D_VAL ~((CLK_DIS << BIT_G3D_CLK_QEG3D)\
+ | (CLK_DIS << BIT_G3D_CLK_PPMUG3D)\
+ | (CLK_DIS << BIT_G3D_CLK_G3D))
+
+#define BIT_IMAGE_CLK_PPMUIMAGE 9
+#define BIT_IMAGE_CLK_QEMDMA 8
+#define BIT_IMAGE_CLK_QEROTATOR 7
+#define BIT_IMAGE_CLK_QEG2D 6
+#define BIT_IMAGE_CLK_SMMUMDMA 5
+#define BIT_IMAGE_CLK_SMMUROTATOR 4
+#define BIT_IMAGE_CLK_SMMUG2D 3
+#define BIT_IMAGE_CLK_MDMA 2
+#define BIT_IMAGE_CLK_ROTATOR 1
+#define BIT_IMAGE_CLK_G2D 0
+#define CLK_GATE_IP_IMAGE_VAL ~((CLK_DIS << BIT_IMAGE_CLK_PPMUIMAGE)\
+ | (CLK_DIS << BIT_IMAGE_CLK_QEMDMA)\
+ | (CLK_DIS << BIT_IMAGE_CLK_QEROTATOR)\
+ | (CLK_DIS << BIT_IMAGE_CLK_QEG2D)\
+ | (CLK_DIS << BIT_IMAGE_CLK_SMMUMDMA)\
+ | (CLK_DIS << BIT_IMAGE_CLK_SMMUROTATOR)\
+ | (CLK_DIS << BIT_IMAGE_CLK_SMMUG2D)\
+ | (CLK_DIS << BIT_IMAGE_CLK_MDMA)\
+ | (CLK_DIS << BIT_IMAGE_CLK_ROTATOR)\
+ | (CLK_DIS << BIT_IMAGE_CLK_G2D))
+
+#define BIT_LCD0_CLK_PPMULCD0 5
+#define BIT_LCD0_CLK_SMMUFIMD0 4
+#define BIT_LCD0_CLK_DSIM0 3
+#define BIT_LCD0_CLK_MDNIE0 2
+#define BIT_LCD0_CLK_MIE0 1
+#define BIT_LCD0_CLK_FIMD0 0
+#define CLK_GATE_IP_LCD0_VAL ~((CLK_DIS << BIT_LCD0_CLK_PPMULCD0)\
+ | (CLK_DIS << BIT_LCD0_CLK_SMMUFIMD0)\
+ | (CLK_DIS << BIT_LCD0_CLK_DSIM0)\
+ | (CLK_DIS << BIT_LCD0_CLK_MDNIE0)\
+ | (CLK_DIS << BIT_LCD0_CLK_MIE0)\
+ | (CLK_DIS << BIT_LCD0_CLK_FIMD0))
+
+#define BIT_LCD1_CLK_PPMULCD1 5
+#define BIT_LCD1_CLK_SMMUFIMD1 4
+#define BIT_LCD1_CLK_DSIM1 3
+#define BIT_LCD1_CLK_MDNIE1 2
+#define BIT_LCD1_CLK_MIE1 1
+#define BIT_LCD1_CLK_FIMD1 0
+#define CLK_GATE_IP_LCD1_VAL ~((CLK_DIS << BIT_LCD1_CLK_PPMULCD1)\
+ | (CLK_DIS << BIT_LCD1_CLK_SMMUFIMD1)\
+ | (CLK_DIS << BIT_LCD1_CLK_DSIM1)\
+ | (CLK_DIS << BIT_LCD1_CLK_MDNIE1)\
+ | (CLK_DIS << BIT_LCD1_CLK_MIE1)\
+ | (CLK_DIS << BIT_LCD1_CLK_FIMD1))
+
+#define BIT_FSYS_CLK_SMMUPCIE 18
+#define BIT_FSYS_CLK_PPMUFILE 17
+#define BIT_FSYS_CLK_NFCON 16
+#define BIT_FSYS_CLK_ONENAND 15
+#define BIT_FSYS_CLK_PCIE 14
+#define BIT_FSYS_CLK_USBDEVICE 13
+#define BIT_FSYS_CLK_USBHOST 12
+#define BIT_FSYS_CLK_SROMC 11
+#define BIT_FSYS_CLK_SATA 10
+#define BIT_FSYS_CLK_SDMMC4 9
+#define BIT_FSYS_CLK_SDMMC3 8
+#define BIT_FSYS_CLK_SDMMC2 7
+#define BIT_FSYS_CLK_SDMMC1 6
+#define BIT_FSYS_CLK_SDMMC0 5
+#define BIT_FSYS_CLK_TSI 4
+#define BIT_FSYS_CLK_SATAPHY 3
+#define BIT_FSYS_CLK_PCIEPHY 2
+#define BIT_FSYS_CLK_PDMA1 1
+#define BIT_FSYS_CLK_PDMA0 0
+#define CLK_GATE_IP_FSYS_VAL ~((CLK_DIS << BIT_FSYS_CLK_SMMUPCIE)\
+ | (CLK_EN << BIT_FSYS_CLK_PPMUFILE)\
+ | (CLK_DIS << BIT_FSYS_CLK_NFCON)\
+ | (CLK_DIS << BIT_FSYS_CLK_ONENAND)\
+ | (CLK_DIS << BIT_FSYS_CLK_PCIE)\
+ | (CLK_EN << BIT_FSYS_CLK_USBDEVICE)\
+ | (CLK_EN << BIT_FSYS_CLK_USBHOST)\
+ | (CLK_DIS << BIT_FSYS_CLK_SROMC)\
+ | (CLK_DIS << BIT_FSYS_CLK_SATA)\
+ | (CLK_DIS << BIT_FSYS_CLK_SDMMC4)\
+ | (CLK_DIS << BIT_FSYS_CLK_SDMMC3)\
+ | (CLK_EN << BIT_FSYS_CLK_SDMMC2)\
+ | (CLK_DIS << BIT_FSYS_CLK_SDMMC1)\
+ | (CLK_EN << BIT_FSYS_CLK_SDMMC0)\
+ | (CLK_DIS << BIT_FSYS_CLK_TSI)\
+ | (CLK_DIS << BIT_FSYS_CLK_SATAPHY)\
+ | (CLK_DIS << BIT_FSYS_CLK_PCIEPHY)\
+ | (CLK_EN << BIT_FSYS_CLK_PDMA1)\
+ | (CLK_EN << BIT_FSYS_CLK_PDMA0))
+
+#define BIT_GPS_CLK_SMMUGPS 1
+#define BIT_GPS_CLK_GPS 0
+#define CLK_GATE_IP_GPS_VAL ~((CLK_DIS < BIT_GPS_CLK_SMMUGPS)\
+ | (CLK_DIS << BIT_GPS_CLK_GPS))
+
+#define BIT_PERIL_CLK_MODEMIF 28
+#define BIT_PERIL_CLK_AC97 27
+#define BIT_PERIL_CLK_SPDIF 26
+#define BIT_PERIL_CLK_SLIMBUS 25
+#define BIT_PERIL_CLK_PWM 24
+#define BIT_PERIL_CLK_PCM2 23
+#define BIT_PERIL_CLK_PCM1 22
+#define BIT_PERIL_CLK_I2S2 21
+#define BIT_PERIL_CLK_I2S1 20
+#define BIT_PERIL_CLK_RESERVED0 19
+#define BIT_PERIL_CLK_SPI2 18
+#define BIT_PERIL_CLK_SPI1 17
+#define BIT_PERIL_CLK_SPI0 16
+#define BIT_PERIL_CLK_TSADC 15
+#define BIT_PERIL_CLK_I2CHDMI 14
+#define BIT_PERIL_CLK_I2C7 13
+#define BIT_PERIL_CLK_I2C6 12
+#define BIT_PERIL_CLK_I2C5 11
+#define BIT_PERIL_CLK_I2C4 10
+#define BIT_PERIL_CLK_I2C3 9
+#define BIT_PERIL_CLK_I2C2 8
+#define BIT_PERIL_CLK_I2C1 7
+#define BIT_PERIL_CLK_I2C0 6
+#define BIT_PERIL_CLK_RESERVED1 5
+#define BIT_PERIL_CLK_UART4 4
+#define BIT_PERIL_CLK_UART3 3
+#define BIT_PERIL_CLK_UART2 2
+#define BIT_PERIL_CLK_UART1 1
+#define BIT_PERIL_CLK_UART0 0
+#define CLK_GATE_IP_PERIL_VAL ~((CLK_EN << BIT_PERIL_CLK_MODEMIF)\
+ | (CLK_DIS << BIT_PERIL_CLK_AC97)\
+ | (CLK_DIS << BIT_PERIL_CLK_SPDIF)\
+ | (CLK_DIS << BIT_PERIL_CLK_SLIMBUS)\
+ | (CLK_EN << BIT_PERIL_CLK_PWM)\
+ | (CLK_EN << BIT_PERIL_CLK_PCM2)\
+ | (CLK_EN << BIT_PERIL_CLK_PCM1)\
+ | (CLK_EN << BIT_PERIL_CLK_I2S2)\
+ | (CLK_EN << BIT_PERIL_CLK_I2S1)\
+ | (CLK_EN << BIT_PERIL_CLK_RESERVED0)\
+ | (CLK_EN << BIT_PERIL_CLK_SPI2)\
+ | (CLK_EN << BIT_PERIL_CLK_SPI1)\
+ | (CLK_EN << BIT_PERIL_CLK_SPI0)\
+ | (CLK_EN << BIT_PERIL_CLK_TSADC)\
+ | (CLK_EN << BIT_PERIL_CLK_I2CHDMI)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C7)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C6)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C5)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C4)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C3)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C2)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C1)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C0)\
+ | (CLK_EN << BIT_PERIL_CLK_RESERVED1)\
+ | (CLK_EN << BIT_PERIL_CLK_UART4)\
+ | (CLK_EN << BIT_PERIL_CLK_UART3)\
+ | (CLK_EN << BIT_PERIL_CLK_UART2)\
+ | (CLK_EN << BIT_PERIL_CLK_UART1)\
+ | (CLK_EN << BIT_PERIL_CLK_UART0))
+
+
+#define BIT_PERIR_CLK_TMU_APBIF 17
+#define BIT_PERIR_CLK_KEYIF 16
+#define BIT_PERIR_CLK_RTC 15
+#define BIT_PERIR_CLK_WDT 14
+#define BIT_PERIR_CLK_MCT 13
+#define BIT_PERIR_CLK_SECKEY 12
+#define BIT_PERIR_CLK_HDMI_CEC 11
+#define BIT_PERIR_CLK_TZPC5 10
+#define BIT_PERIR_CLK_TZPC4 9
+#define BIT_PERIR_CLK_TZPC3 8
+#define BIT_PERIR_CLK_TZPC2 7
+#define BIT_PERIR_CLK_TZPC1 6
+#define BIT_PERIR_CLK_TZPC0 5
+#define BIT_PERIR_CLK_CMU_DMCPART 4
+#define BIT_PERIR_CLK_RESERVED 3
+#define BIT_PERIR_CLK_CMU_APBIF 2
+#define BIT_PERIR_CLK_SYSREG 1
+#define BIT_PERIR_CLK_CHIP_ID 0
+#define CLK_GATE_IP_PERIR_VAL ~((CLK_EN << BIT_PERIR_CLK_TMU_APBIF)\
+ | (CLK_DIS << BIT_PERIR_CLK_KEYIF)\
+ | (CLK_EN << BIT_PERIR_CLK_RTC)\
+ | (CLK_EN << BIT_PERIR_CLK_WDT)\
+ | (CLK_EN << BIT_PERIR_CLK_MCT)\
+ | (CLK_EN << BIT_PERIR_CLK_SECKEY)\
+ | (CLK_EN << BIT_PERIR_CLK_HDMI_CEC)\
+ | (CLK_EN << BIT_PERIR_CLK_TZPC5)\
+ | (CLK_EN << BIT_PERIR_CLK_TZPC4)\
+ | (CLK_EN << BIT_PERIR_CLK_TZPC3)\
+ | (CLK_EN << BIT_PERIR_CLK_TZPC2)\
+ | (CLK_EN << BIT_PERIR_CLK_TZPC1)\
+ | (CLK_EN << BIT_PERIR_CLK_TZPC0)\
+ | (CLK_EN << BIT_PERIR_CLK_CMU_DMCPART)\
+ | (CLK_EN << BIT_PERIR_CLK_RESERVED)\
+ | (CLK_EN << BIT_PERIR_CLK_CMU_APBIF)\
+ | (CLK_EN << BIT_PERIR_CLK_SYSREG)\
+ | (CLK_EN << BIT_PERIR_CLK_CHIP_ID))
+
+#define BIT_BLOCK_CLK_GPS 7
+#define BIT_BLOCK_CLK_RESERVED 6
+#define BIT_BLOCK_CLK_LCD1 5
+#define BIT_BLOCK_CLK_LCD0 4
+#define BIT_BLOCK_CLK_G3D 3
+#define BIT_BLOCK_CLK_MFC 2
+#define BIT_BLOCK_CLK_TV 1
+#define BIT_BLOCK_CLK_CAM 0
+#define CLK_GATE_BLOCK_VAL ~((CLK_DIS << BIT_BLOCK_CLK_GPS)\
+ | (CLK_DIS << BIT_BLOCK_CLK_RESERVED)\
+ | (CLK_DIS << BIT_BLOCK_CLK_LCD1)\
+ | (CLK_DIS << BIT_BLOCK_CLK_LCD0)\
+ | (CLK_DIS << BIT_BLOCK_CLK_G3D)\
+ | (CLK_DIS << BIT_BLOCK_CLK_MFC)\
+ | (CLK_DIS << BIT_BLOCK_CLK_TV)\
+ | (CLK_DIS << BIT_BLOCK_CLK_CAM))
+
+/* GPIO Offsets for UART: GPIO Contol Register */
+#define EXYNOS4_GPIO_A0_CON_OFFSET 0x00
+#define EXYNOS4_GPIO_A1_CON_OFFSET 0x20
+#define EXYNOS4_GPIO_Y4_CON_OFFSET 0x1A0
+#define EXYNOS4_GPIO_Y4_DAT_OFFSET 0x1A4
+#define EXYNOS4_GPIO_Y4_PUD_OFFSET 0x1A8
+
+/* GPIO Offsets for PMIC: GPIO Contol & Data Register */
+#define EXYNOS4_GPIO_X2_CON_OFFSET 0xC40
+#define EXYNOS4_GPIO_X2_DAT_OFFSET 0xC44
+
+/* GPIO Offsets for PS_HOLD: GPIO Control Register */
+#define EXYNOS4_PS_HOLD_CON_OFFSET 0x330C
+
+#define SET_GPIO(_v, _n, _m) (_v << (_n * _m))
+#define SET_GPIO_CON(_v, _n) SET_GPIO(_v, _n, 4)
+#define SET_GPIO_DAT(_v, _n) SET_GPIO(_v, _n, 1)
+#define SET_GPIO_PUD(_v, _n) SET_GPIO(_v, _n, 1)
+
+/* PMIC Reset pin: GPX2[7] (nPOWER) */
+#define GPIO_BIT_PMIC_RST 7
+#define EXYNOS4_GPIO_X2_CON_MASK SET_GPIO_CON(0xf, GPIO_BIT_PMIC_RST)
+#define EXYNOS4_GPIO_X2_CON_VAL SET_GPIO_CON(0x1, GPIO_BIT_PMIC_RST)
+#define EXYNOS4_GPIO_X2_DAT_VAL SET_GPIO_DAT(0x1, GPIO_BIT_PMIC_RST)
+
+/* UART_SEL: GPY4[7] */
+#define GPIO_BIT_UART_SEL 7
+#define EXYNOS4_GPIO_Y4_CON_VAL SET_GPIO_CON(0x1, GPIO_BIT_UART_SEL)
+#define EXYNOS4_GPIO_Y4_DAT_VAL SET_GPIO_DAT(0x1, GPIO_BIT_UART_SEL)
+#define EXYNOS4_GPIO_Y4_PUD_VAL SET_GPIO_PUD(0xC, GPIO_BIT_UART_SEL)
+
+/* PS_HOLD: Data Hight, Output En */
+#define BIT_DAT 8
+#define BIT_EN 9
+#define EXYNOS4_PS_HOLD_CON_VAL (0x1 << BIT_DAT | 0x1 << BIT_EN)
+
+/*
+ * UART GPIO_A0/GPIO_A1 Control Register Value
+ * 0x2: UART Function
+ * GPA1CON[3] = I2C_3_SCL (3), GPA1CON[2] = I2C_3_SDA (3)
+ */
+#define EXYNOS4_GPIO_A0_CON_VAL 0x22222222
+#define EXYNOS4_GPIO_A1_CON_VAL 0x223322
+
+/* UART Register offsets */
+#define ULCON_OFFSET 0x00
+#define UCON_OFFSET 0x04
+#define UFCON_OFFSET 0x08
+#define UBRDIV_OFFSET 0x28
+#define UFRACVAL_OFFSET 0x2C
+
+/* ULCON: UART Line Control Value 8N1 */
+#define WORD_LEN_5_BIT 0x00
+#define WORD_LEN_6_BIT 0x01
+#define WORD_LEN_7_BIT 0x02
+#define WORD_LEN_8_BIT 0x03
+
+#define STOP_BIT_1 0x00
+#define STOP_BIT_2 0x01
+
+#define NO_PARITY 0x00
+#define ODD_PARITY 0x4
+#define EVEN_PARITY 0x5
+#define FORCED_PARITY_CHECK_AS_1 0x6
+#define FORCED_PARITY_CHECK_AS_0 0x7
+
+#define INFRAMODE_NORMAL 0x00
+#define INFRAMODE_INFRARED 0x01
+
+#define ULCON_VAL ((INFRAMODE_NORMAL << 6) \
+ | (NO_PARITY << 3) \
+ | (STOP_BIT_1 << 2) \
+ | (WORD_LEN_8_BIT << 0))
+
+/*
+ * UCON: UART Control Value
+ * Tx_interrupt Type: Level
+ * Rx_interrupt Type: Level
+ * Rx Timeout Enabled: Yes
+ * Rx-Error Atatus_Int Enable: Yes
+ * Loop_Back: No
+ * Break Signal: No
+ * Transmit mode : Interrupt request/polling
+ * Receive mode : Interrupt request/polling
+ */
+#define TX_PULSE_INTERRUPT 0
+#define TX_LEVEL_INTERRUPT 1
+#define RX_PULSE_INTERRUPT 0
+#define RX_LEVEL_INTERRUPT 1
+
+#define RX_TIME_OUT ENABLE
+#define RX_ERROR_STATE_INT_ENB ENABLE
+#define LOOP_BACK DISABLE
+#define BREAK_SIGNAL DISABLE
+
+#define TX_MODE_DISABLED 0X00
+#define TX_MODE_IRQ_OR_POLL 0X01
+#define TX_MODE_DMA 0X02
+
+#define RX_MODE_DISABLED 0X00
+#define RX_MODE_IRQ_OR_POLL 0X01
+#define RX_MODE_DMA 0X02
+
+#define UCON_VAL ((TX_LEVEL_INTERRUPT << 9) \
+ | (RX_LEVEL_INTERRUPT << 8) \
+ | (RX_TIME_OUT << 7) \
+ | (RX_ERROR_STATE_INT_ENB << 6) \
+ | (LOOP_BACK << 5) \
+ | (BREAK_SIGNAL << 4) \
+ | (TX_MODE_IRQ_OR_POLL << 2) \
+ | (RX_MODE_IRQ_OR_POLL << 0))
+
+/*
+ * UFCON: UART FIFO Control Value
+ * Tx FIFO Trigger LEVEL: 2 Bytes (001)
+ * Rx FIFO Trigger LEVEL: 2 Bytes (001)
+ * Tx Fifo Reset: No
+ * Rx Fifo Reset: No
+ * FIFO Enable: Yes
+ */
+#define TX_FIFO_TRIGGER_LEVEL_0_BYTES 0x00
+#define TX_FIFO_TRIGGER_LEVEL_2_BYTES 0x1
+#define TX_FIFO_TRIGGER_LEVEL_4_BYTES 0x2
+#define TX_FIFO_TRIGGER_LEVEL_6_BYTES 0x3
+#define TX_FIFO_TRIGGER_LEVEL_8_BYTES 0x4
+#define TX_FIFO_TRIGGER_LEVEL_10_BYTES 0x5
+#define TX_FIFO_TRIGGER_LEVEL_12_BYTES 0x6
+#define TX_FIFO_TRIGGER_LEVEL_14_BYTES 0x7
+
+#define RX_FIFO_TRIGGER_LEVEL_2_BYTES 0x0
+#define RX_FIFO_TRIGGER_LEVEL_4_BYTES 0x1
+#define RX_FIFO_TRIGGER_LEVEL_6_BYTES 0x2
+#define RX_FIFO_TRIGGER_LEVEL_8_BYTES 0x3
+#define RX_FIFO_TRIGGER_LEVEL_10_BYTES 0x4
+#define RX_FIFO_TRIGGER_LEVEL_12_BYTES 0x5
+#define RX_FIFO_TRIGGER_LEVEL_14_BYTES 0x6
+#define RX_FIFO_TRIGGER_LEVEL_16_BYTES 0x7
+
+#define TX_FIFO_TRIGGER_LEVEL TX_FIFO_TRIGGER_LEVEL_2_BYTES
+#define RX_FIFO_TRIGGER_LEVEL RX_FIFO_TRIGGER_LEVEL_4_BYTES
+#define TX_FIFO_RESET DISABLE
+#define RX_FIFO_RESET DISABLE
+#define FIFO_ENABLE ENABLE
+#define UFCON_VAL ((TX_FIFO_TRIGGER_LEVEL << 8) \
+ | (RX_FIFO_TRIGGER_LEVEL << 4) \
+ | (TX_FIFO_RESET << 2) \
+ | (RX_FIFO_RESET << 1) \
+ | (FIFO_ENABLE << 0))
+/*
+ * Baud Rate Division Value
+ * 115200 BAUD:
+ * UBRDIV_VAL = SCLK_UART/((115200 * 16) - 1)
+ * UBRDIV_VAL = (800 MHz)/((115200 * 16) - 1)
+ */
+#define UBRDIV_VAL 0x35
+
+/*
+ * Fractional Part of Baud Rate Divisor:
+ * 115200 BAUD:
+ * UBRFRACVAL = ((((SCLK_UART*10/(115200*16) -10))%10)*16/10)
+ * UBRFRACVAL = ((((800MHz*10/(115200*16) -10))%10)*16/10)
+ */
+#define UFRACVAL_VAL 0x4
+
+#endif
diff --git a/boards.cfg b/boards.cfg
index 0b32532..eb83b3e 100644
--- a/boards.cfg
+++ b/boards.cfg
@@ -219,6 +219,7 @@ smdkc100 arm armv7 smdkc100 samsung
origen arm armv7 origen samsung exynos
s5pc210_universal arm armv7 universal_c210 samsung exynos
smdkv310 arm armv7 smdkv310 samsung exynos
+trats arm armv7 trats samsung exynos
harmony arm armv7 harmony nvidia tegra2
seaboard arm armv7 seaboard nvidia tegra2
ventana arm armv7 ventana nvidia tegra2
diff --git a/include/configs/trats.h b/include/configs/trats.h
new file mode 100644
index 0000000..d235745
--- /dev/null
+++ b/include/configs/trats.h
@@ -0,0 +1,216 @@
+/*
+ * Copyright (C) 2011 Samsung Electronics
+ * Heungjun Kim <riverful.kim@samsung.com>
+ *
+ * Configuation settings for the SAMSUNG TRATS (EXYNOS4210) board.
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#ifndef __CONFIG_H
+#define __CONFIG_H
+
+/*
+ * High Level Configuration Options
+ * (easy to change)
+ */
+#define CONFIG_SAMSUNG /* in a SAMSUNG core */
+#define CONFIG_S5P /* which is in a S5P Family */
+#define CONFIG_EXYNOS4210 /* which is in a EXYNOS4210 */
+#define CONFIG_TRATS /* working with TRATS */
+
+#include <asm/arch/cpu.h> /* get chip and board defs */
+
+#define CONFIG_ARCH_CPU_INIT
+#define CONFIG_DISPLAY_CPUINFO
+#define CONFIG_DISPLAY_BOARDINFO
+
+/* Keep L2 Cache Disabled */
+#define CONFIG_SYS_L2CACHE_OFF
+
+#define CONFIG_SYS_SDRAM_BASE 0x40000000
+#define CONFIG_SYS_TEXT_BASE 0x63300000
+
+/* input clock of PLL: TRATS has 24MHz input clock at EXYNOS4210 */
+#define CONFIG_SYS_CLK_FREQ_C210 24000000
+
+#define CONFIG_SETUP_MEMORY_TAGS
+#define CONFIG_CMDLINE_TAG
+#define CONFIG_INITRD_TAG
+#define CONFIG_REVISION_TAG
+#define CONFIG_CMDLINE_EDITING
+
+/* MACH_TYPE_TRATS macro will be removed once added to mach-types */
+#define MACH_TYPE_TRATS 3928
+#define CONFIG_MACH_TYPE MACH_TYPE_TRATS
+
+/* Size of malloc() pool */
+#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (1 << 20))
+
+/* select serial console configuration */
+#define CONFIG_SERIAL_MULTI
+#define CONFIG_SERIAL2 /* use SERIAL 2 */
+#define CONFIG_BAUDRATE 115200
+#define EXYNOS4_DEFAULT_UART_OFFSET 0x020000
+
+/* MMC */
+#define CONFIG_GENERIC_MMC
+#define CONFIG_MMC
+#define CONFIG_S5P_MMC
+
+/* PWM */
+#define CONFIG_PWM
+
+/* It should define before config_cmd_default.h */
+#define CONFIG_SYS_NO_FLASH
+
+/* Command definition */
+#include <config_cmd_default.h>
+
+#undef CONFIG_CMD_FPGA
+#undef CONFIG_CMD_MISC
+#undef CONFIG_CMD_NET
+#undef CONFIG_CMD_NFS
+#undef CONFIG_CMD_XIMG
+#define CONFIG_CMD_CACHE
+#define CONFIG_CMD_MMC
+
+#define CONFIG_BOOTDELAY 1
+#define CONFIG_ZERO_BOOTDELAY_CHECK
+
+#define CONFIG_BOOTARGS "Please use defined boot"
+#define CONFIG_BOOTCOMMAND "run mmcboot"
+#define CONFIG_DEFAULT_CONSOLE "console=ttySAC2,115200n8\0"
+
+#define CONFIG_BOOTBLOCK "10"
+
+#define CONFIG_ENV_COMMON_BOOT "${console} ${meminfo}"
+
+#define CONFIG_ENV_OVERWRITE
+#define CONFIG_SYS_CONSOLE_INFO_QUIET
+#define CONFIG_SYS_CONSOLE_IS_IN_ENV
+
+#define CONFIG_EXTRA_ENV_SETTINGS \
+ "bootk=" \
+ "run loaduimage; bootm 0x40007FC0\0" \
+ "updatemmc=" \
+ "mmc boot 0 1 1 1; mmc write 0 0x42008000 0 0x200;" \
+ "mmc boot 0 1 1 0\0" \
+ "updatebackup=" \
+ "mmc boot 0 1 1 2; mmc write 0 0x42100000 0 0x200;" \
+ "mmc boot 0 1 1 0\0" \
+ "updatebootb=" \
+ "mmc read 0 0x42100000 0x80 0x200; run updatebackup\0" \
+ "lpj=lpj=3981312\0" \
+ "nfsboot=" \
+ "set bootargs root=/dev/nfs rw " \
+ "nfsroot=${nfsroot},nolock,tcp " \
+ "ip=${ipaddr}:${serverip}:${gatewayip}:" \
+ "${netmask}:generic:usb0:off " CONFIG_ENV_COMMON_BOOT \
+ "; run bootk\0" \
+ "ramfsboot=" \
+ "set bootargs root=/dev/ram0 rw rootfstype=ext2 " \
+ "${console} ${meminfo} " \
+ "initrd=0x43000000,8M ramdisk=8192\0" \
+ "mmcboot=" \
+ "set bootargs root=/dev/mmcblk${mmcdev}p${mmcrootpart} " \
+ "${lpj} rootwait ${console} ${meminfo} ${opts} ${lcdinfo}; " \
+ "run loaduimage; bootm 0x40007FC0\0" \
+ "bootchart=set opts init=/sbin/bootchartd; run bootcmd\0" \
+ "boottrace=setenv opts initcall_debug; run bootcmd\0" \
+ "mmcoops=mmc read 0 0x40000000 0x40 8; md 0x40000000 0x400\0" \
+ "verify=n\0" \
+ "rootfstype=ext4\0" \
+ "console=" CONFIG_DEFAULT_CONSOLE \
+ "meminfo=crashkernel=32M at 0x50000000\0" \
+ "nfsroot=/nfsroot/arm\0" \
+ "bootblock=" CONFIG_BOOTBLOCK "\0" \
+ "mmcdev=0\0" \
+ "mmcbootpart=2\0" \
+ "mmcrootpart=3\0" \
+ "opts=always_resume=1"
+
+/* Miscellaneous configurable options */
+#define CONFIG_SYS_LONGHELP /* undef to save memory */
+#define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
+#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
+#define CONFIG_SYS_PROMPT "TRATS # "
+#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
+#define CONFIG_SYS_PBSIZE 384 /* Print Buffer Size */
+#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
+/* Boot Argument Buffer Size */
+#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
+/* memtest works on */
+#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
+#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x5000000)
+#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x4800000)
+
+#define CONFIG_SYS_HZ 1000
+
+/* valid baudrates */
+#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
+
+/* Stack sizes */
+#define CONFIG_STACKSIZE (256 << 10) /* regular stack 256KB */
+
+/* TRATS has 2 banks of DRAM */
+#define CONFIG_NR_DRAM_BANKS 2
+#define PHYS_SDRAM_1 CONFIG_SYS_SDRAM_BASE /* LDDDR2 DMC 0 */
+#define PHYS_SDRAM_1_SIZE (256 << 20) /* 256 MB in CS 0 */
+#define PHYS_SDRAM_2 0x50000000 /* LPDDR2 DMC 1 */
+#define PHYS_SDRAM_2_SIZE (256 << 20) /* 256 MB in CS 0 */
+
+#define CONFIG_SYS_MEM_TOP_HIDE (1 << 20) /* ram console */
+
+#define CONFIG_SYS_MONITOR_BASE 0x00000000
+#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 2 sectors */
+
+#define CONFIG_ENV_IS_IN_MMC
+#define CONFIG_SYS_MMC_ENV_DEV 0
+#define CONFIG_ENV_SIZE 4096
+#define CONFIG_ENV_OFFSET ((32 - 4) << 10)/* 32KiB - 4KiB */
+
+#define CONFIG_DOS_PARTITION
+
+#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_LOAD_ADDR - GENERATED_GBL_DATA_SIZE)
+
+#define CONFIG_SYS_CACHELINE_SIZE 32
+
+#include <asm/arch/gpio.h>
+/*
+ * I2C Settings
+ */
+#define CONFIG_SOFT_I2C_GPIO_SCL exynos4_gpio_part1_get_nr(b, 7)
+#define CONFIG_SOFT_I2C_GPIO_SDA exynos4_gpio_part1_get_nr(b, 6)
+
+#define CONFIG_SOFT_I2C
+#define CONFIG_SOFT_I2C_READ_REPEATED_START
+#define CONFIG_SYS_I2C_SPEED 50000
+#define CONFIG_I2C_MULTI_BUS
+#define CONFIG_SYS_MAX_I2C_BUS 7
+
+#define CONFIG_PMIC
+#define CONFIG_PMIC_I2C
+#define CONFIG_PMIC_MAX8998
+
+#define CONFIG_USB_GADGET
+#define CONFIG_USB_GADGET_S3C_UDC_OTG
+#define CONFIG_USB_GADGET_DUALSPEED
+
+#endif /* __CONFIG_H */
--
1.7.4.1
^ permalink raw reply related [flat|nested] 21+ messages in thread
* [U-Boot] [PATCH v3 3/3] ARMV7: Exynos4: Add support for TRATS board
2012-01-10 9:00 ` [U-Boot] [PATCH v3 3/3] ARMV7: Exynos4: Add support for TRATS board HeungJun, Kim
@ 2012-01-11 2:35 ` Minkyu Kang
2012-01-11 4:00 ` Kim, Heungjun
2012-01-11 5:19 ` [U-Boot] [PATCH v3 RESEND] " HeungJun, Kim
2012-01-11 5:28 ` [U-Boot] [PATCH v3 RESEND 3/3] " HeungJun, Kim
2 siblings, 1 reply; 21+ messages in thread
From: Minkyu Kang @ 2012-01-11 2:35 UTC (permalink / raw)
To: u-boot
Dear HeungJun, Kim,
On 10 January 2012 18:00, HeungJun, Kim <riverful.kim@samsung.com> wrote:
> This patch adds support for Samsung TRATS board
>
> Signed-off-by: HeungJun, Kim <riverful.kim@samsung.com>
> Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
> ---
> ?MAINTAINERS ? ? ? ? ? ? ? ? ? ? ? | ? ?4 +
> ?board/samsung/trats/Makefile ? ? ?| ? 43 ++
> ?board/samsung/trats/trats.c ? ? ? | ?349 ++++++++++++++++
> ?board/samsung/trats/trats_setup.h | ?814 +++++++++++++++++++++++++++++++++++++
> ?boards.cfg ? ? ? ? ? ? ? ? ? ? ? ?| ? ?1 +
> ?include/configs/trats.h ? ? ? ? ? | ?216 ++++++++++
> ?6 files changed, 1427 insertions(+), 0 deletions(-)
> ?create mode 100644 board/samsung/trats/Makefile
> ?create mode 100644 board/samsung/trats/trats.c
> ?create mode 100644 board/samsung/trats/trats_setup.h
> ?create mode 100644 include/configs/trats.h
>
> diff --git a/board/samsung/trats/trats.c b/board/samsung/trats/trats.c
> new file mode 100644
> index 0000000..9070df5
> --- /dev/null
> +++ b/board/samsung/trats/trats.c
> @@ -0,0 +1,349 @@
> +/*
> + * Copyright (C) 2011 Samsung Electronics
> + * Heungjun Kim <riverful.kim@samsung.com>
> + * Kyungmin Park <kyungmin.park@samsung.com>
> + *
> + * See file CREDITS for list of people who contributed to this
> + * project.
> + *
> + * This program is free software; you can redistribute it and/or
> + * modify it under the terms of the GNU General Public License as
> + * published by the Free Software Foundation; either version 2 of
> + * the License, or (at your option) any later version.
> + *
> + * This program is distributed in the hope that it will be useful,
> + * but WITHOUT ANY WARRANTY; without even the implied warranty of
> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. ?See the
> + * GNU General Public License for more details.
> + *
> + * You should have received a copy of the GNU General Public License
> + * along with this program; if not, write to the Free Software
> + * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
> + * MA 02111-1307 USA
> + */
> +
> +#include <common.h>
> +#include <asm/io.h>
> +#include <asm/arch/gpio.h>
> +#include <asm/arch/mmc.h>
> +#include <asm/arch/clock.h>
> +#include <asm/arch/watchdog.h>
> +#include <asm/arch/gpio.h>
> +#include <asm/arch/power.h>
> +#include <pmic.h>
> +#include <usb/s3c_udc.h>
> +#include <asm/arch/cpu.h>
> +#include <max8998_pmic.h>
> +
> +#include "trats_setup.h"
> +
> +DECLARE_GLOBAL_DATA_PTR;
> +
> +unsigned int board_rev;
> +
> +#ifdef CONFIG_REVISION_TAG
> +u32 get_board_rev(void)
> +{
> + ? ? ? return board_rev;
> +}
> +#endif
> +
> +static void check_hw_revision(void);
> +static void pmic_reset(void);
> +
> +int board_init(void)
> +{
> + ? ? ? gd->bd->bi_boot_params = PHYS_SDRAM_1 + 0x100;
> +
> + ? ? ? check_hw_revision();
> + ? ? ? printf("HW Revision:\t0x%x\n", board_rev);
> +
> +#if defined(CONFIG_PMIC)
> + ? ? ? pmic_init();
> + ? ? ? pmic_reset();
> +#endif
> +
> + ? ? ? return 0;
> +}
> +
> +int dram_init(void)
> +{
> + ? ? ? gd->ram_size = get_ram_size((long *)PHYS_SDRAM_1, PHYS_SDRAM_1_SIZE) +
> + ? ? ? ? ? ? ? get_ram_size((long *)PHYS_SDRAM_2, PHYS_SDRAM_2_SIZE);
> +
> + ? ? ? return 0;
> +}
> +
> +void dram_init_banksize(void)
> +{
> + ? ? ? gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
> + ? ? ? gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
> + ? ? ? gd->bd->bi_dram[1].start = PHYS_SDRAM_2;
> + ? ? ? gd->bd->bi_dram[1].size = PHYS_SDRAM_2_SIZE;
> +}
> +
> +static unsigned int get_hw_revision(void)
> +{
> + ? ? ? struct exynos4_gpio_part1 *gpio =
> + ? ? ? ? ? ? ? (struct exynos4_gpio_part1 *)samsung_get_base_gpio_part1();
> + ? ? ? int hwrev = 0;
> + ? ? ? int i;
> +
> + ? ? ? /* hw_rev[3:0] == GPE1[3:0] */
> + ? ? ? for (i = 0; i < 4; i++) {
> + ? ? ? ? ? ? ? s5p_gpio_cfg_pin(&gpio->e1, i, GPIO_INPUT);
> + ? ? ? ? ? ? ? s5p_gpio_set_pull(&gpio->e1, i, GPIO_PULL_NONE);
> + ? ? ? }
> +
> + ? ? ? udelay(1);
> +
> + ? ? ? for (i = 0; i < 4; i++)
> + ? ? ? ? ? ? ? hwrev |= (s5p_gpio_get_value(&gpio->e1, i) << i);
> +
> + ? ? ? debug("hwrev 0x%x\n", hwrev);
> +
> + ? ? ? return hwrev;
> +}
> +
> +static void check_hw_revision(void)
> +{
> + ? ? ? int hwrev;
> +
> + ? ? ? hwrev = get_hw_revision();
> +
> + ? ? ? board_rev |= hwrev;
> +}
> +
> +static void pmic_reset(void)
> +{
> + ? ? ? struct exynos4_gpio_part2 *gpio =
> + ? ? ? ? ? ? ? (struct exynos4_gpio_part2 *)samsung_get_base_gpio_part2();
> +
> + ? ? ? s5p_gpio_set_pull(&gpio->x2, 7, GPIO_PULL_NONE);
> + ? ? ? s5p_gpio_direction_output(&gpio->x2, 7, 1);
> +}
> +
> +#ifdef CONFIG_DISPLAY_BOARDINFO
> +int checkboard(void)
> +{
> + ? ? ? puts("Board:\tTRATS\n");
> + ? ? ? return 0;
> +}
> +#endif
> +
> +#ifdef CONFIG_GENERIC_MMC
> +int board_mmc_init(bd_t *bis)
> +{
> + ? ? ? struct exynos4_gpio_part2 *gpio =
> + ? ? ? ? ? ? ? (struct exynos4_gpio_part2 *)samsung_get_base_gpio_part2();
> + ? ? ? int i, err;
> +
> + ? ? ? /* eMMC_EN: SD_0_CDn: GPK0[2] Output High */
> + ? ? ? s5p_gpio_direction_output(&gpio->k0, 2, 1);
> + ? ? ? s5p_gpio_set_pull(&gpio->k0, 2, GPIO_PULL_NONE);
> +
> + ? ? ? /*
> + ? ? ? ?* eMMC GPIO:
> + ? ? ? ?* SDR 8-bit at 48MHz at MMC0
> + ? ? ? ?* GPK0[0] ? ? ?SD_0_CLK(2)
> + ? ? ? ?* GPK0[1] ? ? ?SD_0_CMD(2)
> + ? ? ? ?* GPK0[2] ? ? ?SD_0_CDn ? ? ? ?-> Not used
> + ? ? ? ?* GPK0[3:6] ? ?SD_0_DATA[0:3](2)
> + ? ? ? ?* GPK1[3:6] ? ?SD_0_DATA[0:3](3)
> + ? ? ? ?*
> + ? ? ? ?* DDR 4-bit at 26MHz at MMC4
> + ? ? ? ?* GPK0[0] ? ? ?SD_4_CLK(3)
> + ? ? ? ?* GPK0[1] ? ? ?SD_4_CMD(3)
> + ? ? ? ?* GPK0[2] ? ? ?SD_4_CDn ? ? ? ?-> Not used
> + ? ? ? ?* GPK0[3:6] ? ?SD_4_DATA[0:3](3)
> + ? ? ? ?* GPK1[3:6] ? ?SD_4_DATA[4:7](4)
> + ? ? ? ?*/
> + ? ? ? for (i = 0; i < 7; i++) {
> + ? ? ? ? ? ? ? if (i == 2)
> + ? ? ? ? ? ? ? ? ? ? ? continue;
> + ? ? ? ? ? ? ? /* GPK0[0:6] special function 2 */
> + ? ? ? ? ? ? ? s5p_gpio_cfg_pin(&gpio->k0, i, 0x2);
> + ? ? ? ? ? ? ? /* GPK0[0:6] pull disable */
> + ? ? ? ? ? ? ? s5p_gpio_set_pull(&gpio->k0, i, GPIO_PULL_NONE);
> + ? ? ? ? ? ? ? /* GPK0[0:6] drv 4x */
> + ? ? ? ? ? ? ? s5p_gpio_set_drv(&gpio->k0, i, GPIO_DRV_4X);
> + ? ? ? }
> +
> + ? ? ? for (i = 3; i < 7; i++) {
> + ? ? ? ? ? ? ? /* GPK1[3:6] special function 3 */
> + ? ? ? ? ? ? ? s5p_gpio_cfg_pin(&gpio->k1, i, 0x3);
> + ? ? ? ? ? ? ? /* GPK1[3:6] pull disable */
> + ? ? ? ? ? ? ? s5p_gpio_set_pull(&gpio->k1, i, GPIO_PULL_NONE);
> + ? ? ? ? ? ? ? /* GPK1[3:6] drv 4x */
> + ? ? ? ? ? ? ? s5p_gpio_set_drv(&gpio->k1, i, GPIO_DRV_4X);
> + ? ? ? }
> +
> + ? ? ? /*
> + ? ? ? ?* MMC device init
> + ? ? ? ?* mmc0 ?: eMMC (8-bit buswidth)
> + ? ? ? ?* mmc2 ?: SD card (4-bit buswidth)
> + ? ? ? ?*/
> + ? ? ? err = s5p_mmc_init(0, 8);
> +
> + ? ? ? /* T-flash detect */
> + ? ? ? s5p_gpio_cfg_pin(&gpio->x3, 4, 0xf);
> + ? ? ? s5p_gpio_set_pull(&gpio->x3, 4, GPIO_PULL_UP);
> +
> + ? ? ? /*
> + ? ? ? ?* Check the T-flash ?detect pin
> + ? ? ? ?* GPX3[4] T-flash detect pin
> + ? ? ? ?*/
> + ? ? ? if (!s5p_gpio_get_value(&gpio->x3, 4)) {
> + ? ? ? ? ? ? ? /*
> + ? ? ? ? ? ? ? ?* SD card GPIO:
> + ? ? ? ? ? ? ? ?* GPK2[0] ? ? ?SD_2_CLK(2)
> + ? ? ? ? ? ? ? ?* GPK2[1] ? ? ?SD_2_CMD(2)
> + ? ? ? ? ? ? ? ?* GPK2[2] ? ? ?SD_2_CDn ? ? ? ?-> Not used
> + ? ? ? ? ? ? ? ?* GPK2[3:6] ? ?SD_2_DATA[0:3](2)
> + ? ? ? ? ? ? ? ?*/
> + ? ? ? ? ? ? ? for (i = 0; i < 7; i++) {
> + ? ? ? ? ? ? ? ? ? ? ? if (i == 2)
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? continue;
> + ? ? ? ? ? ? ? ? ? ? ? /* GPK2[0:6] special function 2 */
> + ? ? ? ? ? ? ? ? ? ? ? s5p_gpio_cfg_pin(&gpio->k2, i, 0x2);
> + ? ? ? ? ? ? ? ? ? ? ? /* GPK2[0:6] pull disable */
> + ? ? ? ? ? ? ? ? ? ? ? s5p_gpio_set_pull(&gpio->k2, i, GPIO_PULL_NONE);
> + ? ? ? ? ? ? ? ? ? ? ? /* GPK2[0:6] drv 4x */
> + ? ? ? ? ? ? ? ? ? ? ? s5p_gpio_set_drv(&gpio->k2, i, GPIO_DRV_4X);
> + ? ? ? ? ? ? ? }
> + ? ? ? ? ? ? ? err = s5p_mmc_init(2, 4);
> + ? ? ? }
> +
> + ? ? ? return err;
> +}
> +#endif
> +
> +#ifdef CONFIG_USB_GADGET
> +static int s5pc210_phy_control(int on)
> +{
> + ? ? ? int ret = 0;
> + ? ? ? struct pmic *p = get_pmic();
> +
> + ? ? ? if (pmic_probe(p))
> + ? ? ? ? ? ? ? return -1;
> +
> + ? ? ? if (on) {
> + ? ? ? ? ? ? ? ret |= pmic_set_output(p,
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ?MAX8998_REG_BUCK_ACTIVE_DISCHARGE3,
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ?MAX8998_SAFEOUT1, LDO_ON);
> + ? ? ? ? ? ? ? ret |= pmic_set_output(p, MAX8998_REG_ONOFF1,
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? MAX8998_LDO3, LDO_ON);
> + ? ? ? ? ? ? ? ret |= pmic_set_output(p, MAX8998_REG_ONOFF2,
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? MAX8998_LDO8, LDO_ON);
> +
> + ? ? ? } else {
> + ? ? ? ? ? ? ? ret |= pmic_set_output(p, MAX8998_REG_ONOFF2,
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? MAX8998_LDO8, LDO_OFF);
> + ? ? ? ? ? ? ? ret |= pmic_set_output(p, MAX8998_REG_ONOFF1,
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? MAX8998_LDO3, LDO_OFF);
> + ? ? ? ? ? ? ? ret |= pmic_set_output(p,
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ?MAX8998_REG_BUCK_ACTIVE_DISCHARGE3,
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ?MAX8998_SAFEOUT1, LDO_OFF);
> + ? ? ? }
> +
> + ? ? ? if (ret) {
> + ? ? ? ? ? ? ? puts("MAX8998 LDO setting error!\n");
> + ? ? ? ? ? ? ? return -1;
> + ? ? ? }
> +
> + ? ? ? return 0;
> +}
> +
> +struct s3c_plat_otg_data s5pc210_otg_data = {
> + ? ? ? .phy_control ? ?= s5pc210_phy_control,
> + ? ? ? .regs_phy ? ? ? = EXYNOS4_USBPHY_BASE,
> + ? ? ? .regs_otg ? ? ? = EXYNOS4_USBOTG_BASE,
> + ? ? ? .usb_phy_ctrl ? = EXYNOS4_USBPHY_CONTROL,
> + ? ? ? .usb_flags ? ? ?= PHY0_SLEEP,
> +};
> +#endif
> +
> +static void clock_init(void)
> +{
> + ? ? ? struct exynos4_clock *clk =
> + ? ? ? ? ? ? ? (struct exynos4_clock *)samsung_get_base_clock();
> +
> + ? ? ? writel(CLK_SRC_CPU_VAL, (unsigned int)&clk->src_cpu);
> + ? ? ? writel(CLK_SRC_TOP0_VAL, (unsigned int)&clk->src_top0);
> + ? ? ? writel(CLK_SRC_FSYS_VAL, (unsigned int)&clk->src_fsys);
> + ? ? ? writel(CLK_SRC_PERIL0_VAL, (unsigned int)&clk->src_peril0);
> +
> + ? ? ? writel(CLK_DIV_CPU0_VAL, (unsigned int)&clk->div_cpu0);
> + ? ? ? writel(CLK_DIV_CPU1_VAL, (unsigned int)&clk->div_cpu1);
> + ? ? ? writel(CLK_DIV_DMC0_VAL, (unsigned int)&clk->div_dmc0);
> + ? ? ? writel(CLK_DIV_DMC1_VAL, (unsigned int)&clk->div_dmc1);
> + ? ? ? writel(CLK_DIV_LEFTBUS_VAL, (unsigned int)&clk->div_leftbus);
> + ? ? ? writel(CLK_DIV_RIGHTBUS_VAL, (unsigned int)&clk->div_rightbus);
> + ? ? ? writel(CLK_DIV_TOP_VAL, (unsigned int)&clk->div_top);
> + ? ? ? writel(CLK_DIV_FSYS1_VAL, (unsigned int)&clk->div_fsys1);
> + ? ? ? writel(CLK_DIV_FSYS2_VAL, (unsigned int)&clk->div_fsys2);
> + ? ? ? writel(CLK_DIV_FSYS3_VAL, (unsigned int)&clk->div_fsys3);
> + ? ? ? writel(CLK_DIV_PERIL0_VAL, (unsigned int)&clk->div_peril0);
> +
> + ? ? ? writel(PLL_LOCKTIME, (unsigned int)&clk->apll_lock);
> + ? ? ? writel(PLL_LOCKTIME, (unsigned int)&clk->mpll_lock);
> + ? ? ? writel(PLL_LOCKTIME, (unsigned int)&clk->epll_lock);
> + ? ? ? writel(PLL_LOCKTIME, (unsigned int)&clk->vpll_lock);
> + ? ? ? writel(APLL_CON1_VAL, (unsigned int)&clk->apll_con1);
> + ? ? ? writel(APLL_CON0_VAL, (unsigned int)&clk->apll_con0);
> + ? ? ? writel(MPLL_CON1_VAL, (unsigned int)&clk->mpll_con1);
> + ? ? ? writel(MPLL_CON0_VAL, (unsigned int)&clk->mpll_con0);
> + ? ? ? writel(EPLL_CON1_VAL, (unsigned int)&clk->epll_con1);
> + ? ? ? writel(EPLL_CON0_VAL, (unsigned int)&clk->epll_con0);
> + ? ? ? writel(VPLL_CON1_VAL, (unsigned int)&clk->vpll_con1);
> + ? ? ? writel(VPLL_CON0_VAL, (unsigned int)&clk->vpll_con0);
> +
> + ? ? ? writel(CLK_GATE_IP_CAM_VAL, (unsigned int)&clk->gate_ip_cam);
> + ? ? ? writel(CLK_GATE_IP_VP_VAL, (unsigned int)&clk->gate_ip_tv);
> + ? ? ? writel(CLK_GATE_IP_MFC_VAL, (unsigned int)&clk->gate_ip_mfc);
> + ? ? ? writel(CLK_GATE_IP_G3D_VAL, (unsigned int)&clk->gate_ip_g3d);
> + ? ? ? writel(CLK_GATE_IP_IMAGE_VAL, (unsigned int)&clk->gate_ip_image);
> + ? ? ? writel(CLK_GATE_IP_LCD0_VAL, (unsigned int)&clk->gate_ip_lcd0);
> + ? ? ? writel(CLK_GATE_IP_LCD1_VAL, (unsigned int)&clk->gate_ip_lcd1);
> + ? ? ? writel(CLK_GATE_IP_FSYS_VAL, (unsigned int)&clk->gate_ip_fsys);
> + ? ? ? writel(CLK_GATE_IP_GPS_VAL, (unsigned int)&clk->gate_ip_gps);
> + ? ? ? writel(CLK_GATE_IP_PERIL_VAL, (unsigned int)&clk->gate_ip_peril);
> + ? ? ? writel(CLK_GATE_IP_PERIR_VAL, (unsigned int)&clk->gate_ip_perir);
> + ? ? ? writel(CLK_GATE_BLOCK_VAL, (unsigned int)&clk->gate_block);
> +}
> +
> +static void watchdog_disable(void)
> +{
> + ? ? ? struct exynos4_watchdog *wd =
> + ? ? ? ? ? ? ? (struct exynos4_watchdog *)samsung_get_base_watchdog();
> +
> + ? ? ? writel(~(WTCON_EN | WTCON_INT), (unsigned int)&wd->wtcon);
> +}
> +
> +static void power_init(void)
> +{
> + ? ? ? struct exynos4_power *pwr =
> + ? ? ? ? ? ? ? (struct exynos4_power *)samsung_get_base_power();
> +
> + ? ? ? /* PS HOLD */
> + ? ? ? writel(EXYNOS4_PS_HOLD_CON_VAL, (unsigned int)&pwr->ps_hold_control);
> +
> + ? ? ? /* Set power down */
> + ? ? ? writel(0, (unsigned int)&pwr->cam_configuration);
> + ? ? ? writel(0, (unsigned int)&pwr->tv_configuration);
> + ? ? ? writel(0, (unsigned int)&pwr->mfc_configuration);
> + ? ? ? writel(0, (unsigned int)&pwr->g3d_configuration);
> + ? ? ? writel(0, (unsigned int)&pwr->lcd1_configuration);
> + ? ? ? writel(0, (unsigned int)&pwr->gps_configuration);
> + ? ? ? writel(0, (unsigned int)&pwr->gps_alive_configuration);
> +}
> +
> +void lowlevel_init(void)
> +{
> + ? ? ? s5p_set_cpu_id(); ? ? ? ? ? ? ? /* For using Exynos's structures */
> +
> + ? ? ? watchdog_disable();
> +
> + ? ? ? clock_init();
> + ? ? ? power_init();
> +}
Why don't you separate the file? (lowlevel_init.c or init.c or setup.c
.... etc..)
If you want to combine these at this file, then please rename the
functions to board_blar. (board_clock_init, board_power_init.. etc)
How you think?
> diff --git a/board/samsung/trats/trats_setup.h b/board/samsung/trats/trats_setup.h
> new file mode 100644
> index 0000000..a1bfe3e
> --- /dev/null
> +++ b/board/samsung/trats/trats_setup.h
How about change this header file's name?
I want to remove board name.
just setup.h or init.h.. etc.
> @@ -0,0 +1,814 @@
> +/*
> + * Machine Specific Values for TRATS board based on EXYNOS4210
> + *
> + * Copyright (C) 2011 Samsung Electronics
> + * Heungjun Kim <riverful.kim@samsung.com>
> + *
> + * See file CREDITS for list of people who contributed to this
> + * project.
> + *
> + * This program is free software; you can redistribute it and/or
> + * modify it under the terms of the GNU General Public License as
> + * published by the Free Software Foundation; either version 2 of
> + * the License, or (at your option) any later version.
> + *
> + * This program is distributed in the hope that it will be useful,
> + * but WITHOUT ANY WARRANTY; without even the implied warranty of
> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. ?See the
> + * GNU General Public License for more details.
> + *
> + * You should have received a copy of the GNU General Public License
> + * along with this program; if not, write to the Free Software
> + * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
> + * MA 02111-1307 USA
> + */
> +
> +#ifndef _TRATS_SETUP_H
> +#define _TRATS_SETUP_H
> +
> +#include <config.h>
> +#include <version.h>
> +#include <asm/arch/cpu.h>
> +
> +/* Offsets of clock registers (sources and dividers) */
> +#define CLK_SRC_CPU_OFFSET ? ? ? ? ? ? 0x14200
> +#define CLK_DIV_CPU0_OFFSET ? ? ? ? ? ?0x14500
> +#define CLK_DIV_CPU1_OFFSET ? ? ? ? ? ?0x14504
> +
> +#define CLK_DIV_DMC0_OFFSET ? ? ? ? ? ?0x10500
> +#define CLK_DIV_DMC1_OFFSET ? ? ? ? ? ?0x10504
> +
> +#define CLK_DIV_LEFTBUS_OFFSET ? ? ? ? 0x4500
> +#define CLK_DIV_RIGHTBUS_OFFSET ? ? ? ? ? ? ? ?0x8500
> +
> +#define CLK_SRC_TOP0_OFFSET ? ? ? ? ? ?0xC210
> +#define CLK_DIV_TOP_OFFSET ? ? ? ? ? ? 0xC510
> +
> +#define CLK_SRC_FSYS_OFFSET ? ? ? ? ? ?0xC240
> +#define CLK_DIV_FSYS1_OFFSET ? ? ? ? ? 0xC544
> +#define CLK_DIV_FSYS2_OFFSET ? ? ? ? ? 0xC548
> +#define CLK_DIV_FSYS3_OFFSET ? ? ? ? ? 0xC54C
> +
> +#define CLK_SRC_PERIL0_OFFSET ? ? ? ? ?0xC250
> +#define CLK_DIV_PERIL0_OFFSET ? ? ? ? ?0xC550
> +
> +#define APLL_LOCK_OFFSET ? ? ? ? ? ? ? 0x14000
> +#define MPLL_LOCK_OFFSET ? ? ? ? ? ? ? 0x14008
> +#define APLL_CON0_OFFSET ? ? ? ? ? ? ? 0x14100
> +#define APLL_CON1_OFFSET ? ? ? ? ? ? ? 0x14104
> +#define MPLL_CON0_OFFSET ? ? ? ? ? ? ? 0x14108
> +#define MPLL_CON1_OFFSET ? ? ? ? ? ? ? 0x1410C
> +
> +#define EPLL_LOCK_OFFSET ? ? ? ? ? ? ? 0xC010
> +#define VPLL_LOCK_OFFSET ? ? ? ? ? ? ? 0xC020
> +#define EPLL_CON0_OFFSET ? ? ? ? ? ? ? 0xC110
> +#define EPLL_CON1_OFFSET ? ? ? ? ? ? ? 0xC114
> +#define VPLL_CON0_OFFSET ? ? ? ? ? ? ? 0xC120
> +#define VPLL_CON1_OFFSET ? ? ? ? ? ? ? 0xC124
> +
> +#define CLK_GATE_IP_CAM_OFFSET ? ? ? ? 0xC920
> +#define CLK_GATE_IP_VP_OFFSET ? ? ? ? ?0xC924
> +#define CLK_GATE_IP_MFC_OFFSET ? ? ? ? 0xC928
> +#define CLK_GATE_IP_G3D_OFFSET ? ? ? ? 0xC92C
> +#define CLK_GATE_IP_IMAGE_OFFSET ? ? ? 0xC930
> +#define CLK_GATE_IP_LCD0_OFFSET ? ? ? ? ? ? ? ?0xC934
> +#define CLK_GATE_IP_LCD1_OFFSET ? ? ? ? ? ? ? ?0xC938
> +#define CLK_GATE_IP_FSYS_OFFSET ? ? ? ? ? ? ? ?0xC940
> +#define CLK_GATE_IP_GPS_OFFSET ? ? ? ? 0xC94C
> +#define CLK_GATE_IP_PERIL_OFFSET ? ? ? 0xC950
> +#define CLK_GATE_IP_PERIR_OFFSET ? ? ? 0xC960
> +#define CLK_GATE_BLOCK_OFFSET ? ? ? ? ?0xC970
> +
> +#define PS_HOLD_CONTROL_OFFSET ? ? ? ? 0x330C
> +
> +#define SYSTIMER_G_CON_OFFSET ? ? ? ? ?0x0240
> +
> +#define POWER_CAM_CONFIGURATION_OFFSET 0x1C00
> +#define POWER_TV_CONFIGURATION_OFFSET ?0x1C20
> +#define POWER_MFC_CONFIGURATION_OFFSET 0x1C40
> +#define POWER_G3D_CONFIGURATION_OFFSET 0x1C60
> +#define POWER_LCD1_CONFIGURATION_OFFSET ? ? ? ?0x1CA0
> +#define POWER_GPS_CONFIGURATION_OFFSET 0x1CE0
At now *_OFFSET is not used.
Please remove unused defines.
> +/* GPIO Offsets for UART: GPIO Contol Register */
> +#define EXYNOS4_GPIO_A0_CON_OFFSET ? ? 0x00
> +#define EXYNOS4_GPIO_A1_CON_OFFSET ? ? 0x20
> +#define EXYNOS4_GPIO_Y4_CON_OFFSET ? ? 0x1A0
> +#define EXYNOS4_GPIO_Y4_DAT_OFFSET ? ? 0x1A4
> +#define EXYNOS4_GPIO_Y4_PUD_OFFSET ? ? 0x1A8
> +
> +/* GPIO Offsets for PMIC: GPIO Contol & Data Register */
> +#define EXYNOS4_GPIO_X2_CON_OFFSET ? ? 0xC40
> +#define EXYNOS4_GPIO_X2_DAT_OFFSET ? ? 0xC44
> +
> +/* GPIO Offsets for PS_HOLD: GPIO Control Register */
> +#define EXYNOS4_PS_HOLD_CON_OFFSET ? ? 0x330C
> +
> +#define SET_GPIO(_v, _n, _m) ? ? ? ? ? (_v << (_n * _m))
> +#define SET_GPIO_CON(_v, _n) ? ? ? ? ? SET_GPIO(_v, _n, 4)
> +#define SET_GPIO_DAT(_v, _n) ? ? ? ? ? SET_GPIO(_v, _n, 1)
> +#define SET_GPIO_PUD(_v, _n) ? ? ? ? ? SET_GPIO(_v, _n, 1)
> +
> +/* PMIC Reset pin: GPX2[7] (nPOWER) */
> +#define GPIO_BIT_PMIC_RST ? ? ? ? ? ? ?7
> +#define EXYNOS4_GPIO_X2_CON_MASK ? ? ? SET_GPIO_CON(0xf, GPIO_BIT_PMIC_RST)
> +#define EXYNOS4_GPIO_X2_CON_VAL ? ? ? ? ? ? ? ?SET_GPIO_CON(0x1, GPIO_BIT_PMIC_RST)
> +#define EXYNOS4_GPIO_X2_DAT_VAL ? ? ? ? ? ? ? ?SET_GPIO_DAT(0x1, GPIO_BIT_PMIC_RST)
> +
> +/* UART_SEL: GPY4[7] */
> +#define GPIO_BIT_UART_SEL ? ? ? ? ? ? ?7
> +#define EXYNOS4_GPIO_Y4_CON_VAL ? ? ? ? ? ? ? ?SET_GPIO_CON(0x1, GPIO_BIT_UART_SEL)
> +#define EXYNOS4_GPIO_Y4_DAT_VAL ? ? ? ? ? ? ? ?SET_GPIO_DAT(0x1, GPIO_BIT_UART_SEL)
> +#define EXYNOS4_GPIO_Y4_PUD_VAL ? ? ? ? ? ? ? ?SET_GPIO_PUD(0xC, GPIO_BIT_UART_SEL)
> +
> +/* PS_HOLD: Data Hight, Output En */
> +#define BIT_DAT ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ?8
> +#define BIT_EN ? ? ? ? ? ? ? ? ? ? ? ? 9
> +#define EXYNOS4_PS_HOLD_CON_VAL ? ? ? ? ? ? ? ?(0x1 << BIT_DAT | 0x1 << BIT_EN)
> +
> +/*
> + * UART GPIO_A0/GPIO_A1 Control Register Value
> + * 0x2: UART Function
> + * GPA1CON[3] = I2C_3_SCL (3), GPA1CON[2] = I2C_3_SDA (3)
> + */
> +#define EXYNOS4_GPIO_A0_CON_VAL ? ? ? ? ? ? ? ?0x22222222
> +#define EXYNOS4_GPIO_A1_CON_VAL ? ? ? ? ? ? ? ?0x223322
> +
> +/* UART Register offsets */
> +#define ULCON_OFFSET ? ? ? ? ? ? ? ? ? 0x00
> +#define UCON_OFFSET ? ? ? ? ? ? ? ? ? ?0x04
> +#define UFCON_OFFSET ? ? ? ? ? ? ? ? ? 0x08
> +#define UBRDIV_OFFSET ? ? ? ? ? ? ? ? ?0x28
> +#define UFRACVAL_OFFSET ? ? ? ? ? ? ? ? ? ? ? ?0x2C
> +
> +/* ULCON: UART Line Control Value 8N1 */
> +#define WORD_LEN_5_BIT ? ? ? ? ? ? ? ? 0x00
> +#define WORD_LEN_6_BIT ? ? ? ? ? ? ? ? 0x01
> +#define WORD_LEN_7_BIT ? ? ? ? ? ? ? ? 0x02
> +#define WORD_LEN_8_BIT ? ? ? ? ? ? ? ? 0x03
> +
> +#define STOP_BIT_1 ? ? ? ? ? ? ? ? ? ? 0x00
> +#define STOP_BIT_2 ? ? ? ? ? ? ? ? ? ? 0x01
> +
> +#define NO_PARITY ? ? ? ? ? ? ? ? ? ? ?0x00
> +#define ODD_PARITY ? ? ? ? ? ? ? ? ? ? 0x4
> +#define EVEN_PARITY ? ? ? ? ? ? ? ? ? ?0x5
> +#define FORCED_PARITY_CHECK_AS_1 ? ? ? 0x6
> +#define FORCED_PARITY_CHECK_AS_0 ? ? ? 0x7
> +
> +#define INFRAMODE_NORMAL ? ? ? ? ? ? ? 0x00
> +#define INFRAMODE_INFRARED ? ? ? ? ? ? 0x01
> +
> +#define ULCON_VAL ? ? ? ? ? ? ? ? ? ? ?((INFRAMODE_NORMAL << 6) \
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? | (NO_PARITY << 3) \
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? | (STOP_BIT_1 << 2) \
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? | (WORD_LEN_8_BIT << 0))
> +
> +/*
> + * UCON: UART Control Value
> + * Tx_interrupt Type: Level
> + * Rx_interrupt Type: Level
> + * Rx Timeout Enabled: Yes
> + * Rx-Error Atatus_Int Enable: Yes
> + * Loop_Back: No
> + * Break Signal: No
> + * Transmit mode : Interrupt request/polling
> + * Receive mode : Interrupt request/polling
> + */
> +#define TX_PULSE_INTERRUPT ? ? ? ? ? ? 0
> +#define TX_LEVEL_INTERRUPT ? ? ? ? ? ? 1
> +#define RX_PULSE_INTERRUPT ? ? ? ? ? ? 0
> +#define RX_LEVEL_INTERRUPT ? ? ? ? ? ? 1
> +
> +#define RX_TIME_OUT ? ? ? ? ? ? ? ? ? ?ENABLE
> +#define RX_ERROR_STATE_INT_ENB ? ? ? ? ENABLE
> +#define LOOP_BACK ? ? ? ? ? ? ? ? ? ? ?DISABLE
> +#define BREAK_SIGNAL ? ? ? ? ? ? ? ? ? DISABLE
> +
> +#define TX_MODE_DISABLED ? ? ? ? ? ? ? 0X00
> +#define TX_MODE_IRQ_OR_POLL ? ? ? ? ? ?0X01
> +#define TX_MODE_DMA ? ? ? ? ? ? ? ? ? ?0X02
> +
> +#define RX_MODE_DISABLED ? ? ? ? ? ? ? 0X00
> +#define RX_MODE_IRQ_OR_POLL ? ? ? ? ? ?0X01
> +#define RX_MODE_DMA ? ? ? ? ? ? ? ? ? ?0X02
> +
> +#define UCON_VAL ? ? ? ? ? ? ? ? ? ? ? ((TX_LEVEL_INTERRUPT << 9) \
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? | (RX_LEVEL_INTERRUPT << 8) \
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? | (RX_TIME_OUT << 7) \
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? | (RX_ERROR_STATE_INT_ENB << 6) \
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? | (LOOP_BACK << 5) \
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? | (BREAK_SIGNAL << 4) \
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? | (TX_MODE_IRQ_OR_POLL << 2) \
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? | (RX_MODE_IRQ_OR_POLL << 0))
> +
> +/*
> + * UFCON: UART FIFO Control Value
> + * Tx FIFO Trigger LEVEL: 2 Bytes (001)
> + * Rx FIFO Trigger LEVEL: 2 Bytes (001)
> + * Tx Fifo Reset: No
> + * Rx Fifo Reset: No
> + * FIFO Enable: Yes
> + */
> +#define TX_FIFO_TRIGGER_LEVEL_0_BYTES ?0x00
> +#define TX_FIFO_TRIGGER_LEVEL_2_BYTES ?0x1
> +#define TX_FIFO_TRIGGER_LEVEL_4_BYTES ?0x2
> +#define TX_FIFO_TRIGGER_LEVEL_6_BYTES ?0x3
> +#define TX_FIFO_TRIGGER_LEVEL_8_BYTES ?0x4
> +#define TX_FIFO_TRIGGER_LEVEL_10_BYTES 0x5
> +#define TX_FIFO_TRIGGER_LEVEL_12_BYTES 0x6
> +#define TX_FIFO_TRIGGER_LEVEL_14_BYTES 0x7
> +
> +#define RX_FIFO_TRIGGER_LEVEL_2_BYTES ?0x0
> +#define RX_FIFO_TRIGGER_LEVEL_4_BYTES ?0x1
> +#define RX_FIFO_TRIGGER_LEVEL_6_BYTES ?0x2
> +#define RX_FIFO_TRIGGER_LEVEL_8_BYTES ?0x3
> +#define RX_FIFO_TRIGGER_LEVEL_10_BYTES 0x4
> +#define RX_FIFO_TRIGGER_LEVEL_12_BYTES 0x5
> +#define RX_FIFO_TRIGGER_LEVEL_14_BYTES 0x6
> +#define RX_FIFO_TRIGGER_LEVEL_16_BYTES 0x7
> +
> +#define TX_FIFO_TRIGGER_LEVEL ? ? ? ? ?TX_FIFO_TRIGGER_LEVEL_2_BYTES
> +#define RX_FIFO_TRIGGER_LEVEL ? ? ? ? ?RX_FIFO_TRIGGER_LEVEL_4_BYTES
> +#define TX_FIFO_RESET ? ? ? ? ? ? ? ? ?DISABLE
> +#define RX_FIFO_RESET ? ? ? ? ? ? ? ? ?DISABLE
> +#define FIFO_ENABLE ? ? ? ? ? ? ? ? ? ?ENABLE
> +#define UFCON_VAL ? ? ? ? ? ? ? ? ? ? ?((TX_FIFO_TRIGGER_LEVEL << 8) \
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? | (RX_FIFO_TRIGGER_LEVEL << 4) \
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? | (TX_FIFO_RESET << 2) \
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? | (RX_FIFO_RESET << 1) \
> + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? | (FIFO_ENABLE << 0))
> +/*
> + * Baud Rate Division Value
> + * 115200 BAUD:
> + * UBRDIV_VAL = SCLK_UART/((115200 * 16) - 1)
> + * UBRDIV_VAL = (800 MHz)/((115200 * 16) - 1)
> + */
> +#define UBRDIV_VAL ? ? ? ? ? ? 0x35
> +
> +/*
> + * Fractional Part of Baud Rate Divisor:
> + * 115200 BAUD:
> + * UBRFRACVAL = ((((SCLK_UART*10/(115200*16) -10))%10)*16/10)
> + * UBRFRACVAL = ((((800MHz*10/(115200*16) -10))%10)*16/10)
> + */
> +#define UFRACVAL_VAL ? ? ? ? ? 0x4
We don't need GPIO and UART defines.
Please remove them.
> +
> +#endif
Thanks.
Minkyu Kang.
--
from. prom.
www.promsoft.net
^ permalink raw reply [flat|nested] 21+ messages in thread
* [U-Boot] [PATCH v3 3/3] ARMV7: Exynos4: Add support for TRATS board
2012-01-11 2:35 ` Minkyu Kang
@ 2012-01-11 4:00 ` Kim, Heungjun
2012-01-11 9:43 ` Minkyu Kang
0 siblings, 1 reply; 21+ messages in thread
From: Kim, Heungjun @ 2012-01-11 4:00 UTC (permalink / raw)
To: u-boot
Hi Minkyu Kang,
On 2012? 01? 11? 11:35, Minkyu Kang wrote:
> Dear HeungJun, Kim,
>
> On 10 January 2012 18:00, HeungJun, Kim<riverful.kim@samsung.com> wrote:
>> This patch adds support for Samsung TRATS board
>>
>> Signed-off-by: HeungJun, Kim<riverful.kim@samsung.com>
>> Signed-off-by: Kyungmin Park<kyungmin.park@samsung.com>
>> ---
>> MAINTAINERS | 4 +
>> board/samsung/trats/Makefile | 43 ++
>> board/samsung/trats/trats.c | 349 ++++++++++++++++
>> board/samsung/trats/trats_setup.h | 814 +++++++++++++++++++++++++++++++++++++
>> boards.cfg | 1 +
>> include/configs/trats.h | 216 ++++++++++
>> 6 files changed, 1427 insertions(+), 0 deletions(-)
>> create mode 100644 board/samsung/trats/Makefile
>> create mode 100644 board/samsung/trats/trats.c
>> create mode 100644 board/samsung/trats/trats_setup.h
>> create mode 100644 include/configs/trats.h
>>
>> diff --git a/board/samsung/trats/trats.c b/board/samsung/trats/trats.c
>> new file mode 100644
>> index 0000000..9070df5
>> --- /dev/null
>> +++ b/board/samsung/trats/trats.c
>> @@ -0,0 +1,349 @@
>> +/*
>> + * Copyright (C) 2011 Samsung Electronics
>> + * Heungjun Kim<riverful.kim@samsung.com>
>> + * Kyungmin Park<kyungmin.park@samsung.com>
>> + *
>> + * See file CREDITS for list of people who contributed to this
>> + * project.
>> + *
>> + * This program is free software; you can redistribute it and/or
>> + * modify it under the terms of the GNU General Public License as
>> + * published by the Free Software Foundation; either version 2 of
>> + * the License, or (at your option) any later version.
>> + *
>> + * This program is distributed in the hope that it will be useful,
>> + * but WITHOUT ANY WARRANTY; without even the implied warranty of
>> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
>> + * GNU General Public License for more details.
>> + *
>> + * You should have received a copy of the GNU General Public License
>> + * along with this program; if not, write to the Free Software
>> + * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
>> + * MA 02111-1307 USA
>> + */
>> +
>> +#include<common.h>
>> +#include<asm/io.h>
>> +#include<asm/arch/gpio.h>
>> +#include<asm/arch/mmc.h>
>> +#include<asm/arch/clock.h>
>> +#include<asm/arch/watchdog.h>
>> +#include<asm/arch/gpio.h>
>> +#include<asm/arch/power.h>
>> +#include<pmic.h>
>> +#include<usb/s3c_udc.h>
>> +#include<asm/arch/cpu.h>
>> +#include<max8998_pmic.h>
>> +
>> +#include "trats_setup.h"
>> +
>> +DECLARE_GLOBAL_DATA_PTR;
>> +
>> +unsigned int board_rev;
>> +
>> +#ifdef CONFIG_REVISION_TAG
>> +u32 get_board_rev(void)
>> +{
>> + return board_rev;
>> +}
>> +#endif
>> +
>> +static void check_hw_revision(void);
>> +static void pmic_reset(void);
>> +
>> +int board_init(void)
>> +{
>> + gd->bd->bi_boot_params = PHYS_SDRAM_1 + 0x100;
>> +
>> + check_hw_revision();
>> + printf("HW Revision:\t0x%x\n", board_rev);
>> +
>> +#if defined(CONFIG_PMIC)
>> + pmic_init();
>> + pmic_reset();
>> +#endif
>> +
>> + return 0;
>> +}
>> +
>> +int dram_init(void)
>> +{
>> + gd->ram_size = get_ram_size((long *)PHYS_SDRAM_1, PHYS_SDRAM_1_SIZE) +
>> + get_ram_size((long *)PHYS_SDRAM_2, PHYS_SDRAM_2_SIZE);
>> +
>> + return 0;
>> +}
>> +
>> +void dram_init_banksize(void)
>> +{
>> + gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
>> + gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
>> + gd->bd->bi_dram[1].start = PHYS_SDRAM_2;
>> + gd->bd->bi_dram[1].size = PHYS_SDRAM_2_SIZE;
>> +}
>> +
>> +static unsigned int get_hw_revision(void)
>> +{
>> + struct exynos4_gpio_part1 *gpio =
>> + (struct exynos4_gpio_part1 *)samsung_get_base_gpio_part1();
>> + int hwrev = 0;
>> + int i;
>> +
>> + /* hw_rev[3:0] == GPE1[3:0] */
>> + for (i = 0; i< 4; i++) {
>> + s5p_gpio_cfg_pin(&gpio->e1, i, GPIO_INPUT);
>> + s5p_gpio_set_pull(&gpio->e1, i, GPIO_PULL_NONE);
>> + }
>> +
>> + udelay(1);
>> +
>> + for (i = 0; i< 4; i++)
>> + hwrev |= (s5p_gpio_get_value(&gpio->e1, i)<< i);
>> +
>> + debug("hwrev 0x%x\n", hwrev);
>> +
>> + return hwrev;
>> +}
>> +
>> +static void check_hw_revision(void)
>> +{
>> + int hwrev;
>> +
>> + hwrev = get_hw_revision();
>> +
>> + board_rev |= hwrev;
>> +}
>> +
>> +static void pmic_reset(void)
>> +{
>> + struct exynos4_gpio_part2 *gpio =
>> + (struct exynos4_gpio_part2 *)samsung_get_base_gpio_part2();
>> +
>> + s5p_gpio_set_pull(&gpio->x2, 7, GPIO_PULL_NONE);
>> + s5p_gpio_direction_output(&gpio->x2, 7, 1);
>> +}
>> +
>> +#ifdef CONFIG_DISPLAY_BOARDINFO
>> +int checkboard(void)
>> +{
>> + puts("Board:\tTRATS\n");
>> + return 0;
>> +}
>> +#endif
>> +
>> +#ifdef CONFIG_GENERIC_MMC
>> +int board_mmc_init(bd_t *bis)
>> +{
>> + struct exynos4_gpio_part2 *gpio =
>> + (struct exynos4_gpio_part2 *)samsung_get_base_gpio_part2();
>> + int i, err;
>> +
>> + /* eMMC_EN: SD_0_CDn: GPK0[2] Output High */
>> + s5p_gpio_direction_output(&gpio->k0, 2, 1);
>> + s5p_gpio_set_pull(&gpio->k0, 2, GPIO_PULL_NONE);
>> +
>> + /*
>> + * eMMC GPIO:
>> + * SDR 8-bit at 48MHz at MMC0
>> + * GPK0[0] SD_0_CLK(2)
>> + * GPK0[1] SD_0_CMD(2)
>> + * GPK0[2] SD_0_CDn -> Not used
>> + * GPK0[3:6] SD_0_DATA[0:3](2)
>> + * GPK1[3:6] SD_0_DATA[0:3](3)
>> + *
>> + * DDR 4-bit at 26MHz at MMC4
>> + * GPK0[0] SD_4_CLK(3)
>> + * GPK0[1] SD_4_CMD(3)
>> + * GPK0[2] SD_4_CDn -> Not used
>> + * GPK0[3:6] SD_4_DATA[0:3](3)
>> + * GPK1[3:6] SD_4_DATA[4:7](4)
>> + */
>> + for (i = 0; i< 7; i++) {
>> + if (i == 2)
>> + continue;
>> + /* GPK0[0:6] special function 2 */
>> + s5p_gpio_cfg_pin(&gpio->k0, i, 0x2);
>> + /* GPK0[0:6] pull disable */
>> + s5p_gpio_set_pull(&gpio->k0, i, GPIO_PULL_NONE);
>> + /* GPK0[0:6] drv 4x */
>> + s5p_gpio_set_drv(&gpio->k0, i, GPIO_DRV_4X);
>> + }
>> +
>> + for (i = 3; i< 7; i++) {
>> + /* GPK1[3:6] special function 3 */
>> + s5p_gpio_cfg_pin(&gpio->k1, i, 0x3);
>> + /* GPK1[3:6] pull disable */
>> + s5p_gpio_set_pull(&gpio->k1, i, GPIO_PULL_NONE);
>> + /* GPK1[3:6] drv 4x */
>> + s5p_gpio_set_drv(&gpio->k1, i, GPIO_DRV_4X);
>> + }
>> +
>> + /*
>> + * MMC device init
>> + * mmc0 : eMMC (8-bit buswidth)
>> + * mmc2 : SD card (4-bit buswidth)
>> + */
>> + err = s5p_mmc_init(0, 8);
>> +
>> + /* T-flash detect */
>> + s5p_gpio_cfg_pin(&gpio->x3, 4, 0xf);
>> + s5p_gpio_set_pull(&gpio->x3, 4, GPIO_PULL_UP);
>> +
>> + /*
>> + * Check the T-flash detect pin
>> + * GPX3[4] T-flash detect pin
>> + */
>> + if (!s5p_gpio_get_value(&gpio->x3, 4)) {
>> + /*
>> + * SD card GPIO:
>> + * GPK2[0] SD_2_CLK(2)
>> + * GPK2[1] SD_2_CMD(2)
>> + * GPK2[2] SD_2_CDn -> Not used
>> + * GPK2[3:6] SD_2_DATA[0:3](2)
>> + */
>> + for (i = 0; i< 7; i++) {
>> + if (i == 2)
>> + continue;
>> + /* GPK2[0:6] special function 2 */
>> + s5p_gpio_cfg_pin(&gpio->k2, i, 0x2);
>> + /* GPK2[0:6] pull disable */
>> + s5p_gpio_set_pull(&gpio->k2, i, GPIO_PULL_NONE);
>> + /* GPK2[0:6] drv 4x */
>> + s5p_gpio_set_drv(&gpio->k2, i, GPIO_DRV_4X);
>> + }
>> + err = s5p_mmc_init(2, 4);
>> + }
>> +
>> + return err;
>> +}
>> +#endif
>> +
>> +#ifdef CONFIG_USB_GADGET
>> +static int s5pc210_phy_control(int on)
>> +{
>> + int ret = 0;
>> + struct pmic *p = get_pmic();
>> +
>> + if (pmic_probe(p))
>> + return -1;
>> +
>> + if (on) {
>> + ret |= pmic_set_output(p,
>> + MAX8998_REG_BUCK_ACTIVE_DISCHARGE3,
>> + MAX8998_SAFEOUT1, LDO_ON);
>> + ret |= pmic_set_output(p, MAX8998_REG_ONOFF1,
>> + MAX8998_LDO3, LDO_ON);
>> + ret |= pmic_set_output(p, MAX8998_REG_ONOFF2,
>> + MAX8998_LDO8, LDO_ON);
>> +
>> + } else {
>> + ret |= pmic_set_output(p, MAX8998_REG_ONOFF2,
>> + MAX8998_LDO8, LDO_OFF);
>> + ret |= pmic_set_output(p, MAX8998_REG_ONOFF1,
>> + MAX8998_LDO3, LDO_OFF);
>> + ret |= pmic_set_output(p,
>> + MAX8998_REG_BUCK_ACTIVE_DISCHARGE3,
>> + MAX8998_SAFEOUT1, LDO_OFF);
>> + }
>> +
>> + if (ret) {
>> + puts("MAX8998 LDO setting error!\n");
>> + return -1;
>> + }
>> +
>> + return 0;
>> +}
>> +
>> +struct s3c_plat_otg_data s5pc210_otg_data = {
>> + .phy_control = s5pc210_phy_control,
>> + .regs_phy = EXYNOS4_USBPHY_BASE,
>> + .regs_otg = EXYNOS4_USBOTG_BASE,
>> + .usb_phy_ctrl = EXYNOS4_USBPHY_CONTROL,
>> + .usb_flags = PHY0_SLEEP,
>> +};
>> +#endif
>> +
>> +static void clock_init(void)
>> +{
>> + struct exynos4_clock *clk =
>> + (struct exynos4_clock *)samsung_get_base_clock();
>> +
>> + writel(CLK_SRC_CPU_VAL, (unsigned int)&clk->src_cpu);
>> + writel(CLK_SRC_TOP0_VAL, (unsigned int)&clk->src_top0);
>> + writel(CLK_SRC_FSYS_VAL, (unsigned int)&clk->src_fsys);
>> + writel(CLK_SRC_PERIL0_VAL, (unsigned int)&clk->src_peril0);
>> +
>> + writel(CLK_DIV_CPU0_VAL, (unsigned int)&clk->div_cpu0);
>> + writel(CLK_DIV_CPU1_VAL, (unsigned int)&clk->div_cpu1);
>> + writel(CLK_DIV_DMC0_VAL, (unsigned int)&clk->div_dmc0);
>> + writel(CLK_DIV_DMC1_VAL, (unsigned int)&clk->div_dmc1);
>> + writel(CLK_DIV_LEFTBUS_VAL, (unsigned int)&clk->div_leftbus);
>> + writel(CLK_DIV_RIGHTBUS_VAL, (unsigned int)&clk->div_rightbus);
>> + writel(CLK_DIV_TOP_VAL, (unsigned int)&clk->div_top);
>> + writel(CLK_DIV_FSYS1_VAL, (unsigned int)&clk->div_fsys1);
>> + writel(CLK_DIV_FSYS2_VAL, (unsigned int)&clk->div_fsys2);
>> + writel(CLK_DIV_FSYS3_VAL, (unsigned int)&clk->div_fsys3);
>> + writel(CLK_DIV_PERIL0_VAL, (unsigned int)&clk->div_peril0);
>> +
>> + writel(PLL_LOCKTIME, (unsigned int)&clk->apll_lock);
>> + writel(PLL_LOCKTIME, (unsigned int)&clk->mpll_lock);
>> + writel(PLL_LOCKTIME, (unsigned int)&clk->epll_lock);
>> + writel(PLL_LOCKTIME, (unsigned int)&clk->vpll_lock);
>> + writel(APLL_CON1_VAL, (unsigned int)&clk->apll_con1);
>> + writel(APLL_CON0_VAL, (unsigned int)&clk->apll_con0);
>> + writel(MPLL_CON1_VAL, (unsigned int)&clk->mpll_con1);
>> + writel(MPLL_CON0_VAL, (unsigned int)&clk->mpll_con0);
>> + writel(EPLL_CON1_VAL, (unsigned int)&clk->epll_con1);
>> + writel(EPLL_CON0_VAL, (unsigned int)&clk->epll_con0);
>> + writel(VPLL_CON1_VAL, (unsigned int)&clk->vpll_con1);
>> + writel(VPLL_CON0_VAL, (unsigned int)&clk->vpll_con0);
>> +
>> + writel(CLK_GATE_IP_CAM_VAL, (unsigned int)&clk->gate_ip_cam);
>> + writel(CLK_GATE_IP_VP_VAL, (unsigned int)&clk->gate_ip_tv);
>> + writel(CLK_GATE_IP_MFC_VAL, (unsigned int)&clk->gate_ip_mfc);
>> + writel(CLK_GATE_IP_G3D_VAL, (unsigned int)&clk->gate_ip_g3d);
>> + writel(CLK_GATE_IP_IMAGE_VAL, (unsigned int)&clk->gate_ip_image);
>> + writel(CLK_GATE_IP_LCD0_VAL, (unsigned int)&clk->gate_ip_lcd0);
>> + writel(CLK_GATE_IP_LCD1_VAL, (unsigned int)&clk->gate_ip_lcd1);
>> + writel(CLK_GATE_IP_FSYS_VAL, (unsigned int)&clk->gate_ip_fsys);
>> + writel(CLK_GATE_IP_GPS_VAL, (unsigned int)&clk->gate_ip_gps);
>> + writel(CLK_GATE_IP_PERIL_VAL, (unsigned int)&clk->gate_ip_peril);
>> + writel(CLK_GATE_IP_PERIR_VAL, (unsigned int)&clk->gate_ip_perir);
>> + writel(CLK_GATE_BLOCK_VAL, (unsigned int)&clk->gate_block);
>> +}
>> +
>> +static void watchdog_disable(void)
>> +{
>> + struct exynos4_watchdog *wd =
>> + (struct exynos4_watchdog *)samsung_get_base_watchdog();
>> +
>> + writel(~(WTCON_EN | WTCON_INT), (unsigned int)&wd->wtcon);
>> +}
>> +
>> +static void power_init(void)
>> +{
>> + struct exynos4_power *pwr =
>> + (struct exynos4_power *)samsung_get_base_power();
>> +
>> + /* PS HOLD */
>> + writel(EXYNOS4_PS_HOLD_CON_VAL, (unsigned int)&pwr->ps_hold_control);
>> +
>> + /* Set power down */
>> + writel(0, (unsigned int)&pwr->cam_configuration);
>> + writel(0, (unsigned int)&pwr->tv_configuration);
>> + writel(0, (unsigned int)&pwr->mfc_configuration);
>> + writel(0, (unsigned int)&pwr->g3d_configuration);
>> + writel(0, (unsigned int)&pwr->lcd1_configuration);
>> + writel(0, (unsigned int)&pwr->gps_configuration);
>> + writel(0, (unsigned int)&pwr->gps_alive_configuration);
>> +}
>> +
>> +void lowlevel_init(void)
>> +{
>> + s5p_set_cpu_id(); /* For using Exynos's structures */
>> +
>> + watchdog_disable();
>> +
>> + clock_init();
>> + power_init();
>> +}
>
> Why don't you separate the file? (lowlevel_init.c or init.c or setup.c
> .... etc..)
> If you want to combine these at this file, then please rename the
> functions to board_blar. (board_clock_init, board_power_init.. etc)
> How you think?
Actually, I considered to remain separation. But, I felt it looks more
good to combine into one file if there is not a big issue. For looking
around the whole codes of board, we can open just 1 file.
Besides, I agree your opinion naming the function. I think it's
important to use different prefix in appearance. I'll fix these and
re-send 3/3 patch.
>
>> diff --git a/board/samsung/trats/trats_setup.h b/board/samsung/trats/trats_setup.h
>> new file mode 100644
>> index 0000000..a1bfe3e
>> --- /dev/null
>> +++ b/board/samsung/trats/trats_setup.h
>
> How about change this header file's name?
> I want to remove board name.
> just setup.h or init.h.. etc.
And, I also agree with this. It might be good to use setup.h.
>
>> @@ -0,0 +1,814 @@
>> +/*
>> + * Machine Specific Values for TRATS board based on EXYNOS4210
>> + *
>> + * Copyright (C) 2011 Samsung Electronics
>> + * Heungjun Kim<riverful.kim@samsung.com>
>> + *
>> + * See file CREDITS for list of people who contributed to this
>> + * project.
>> + *
>> + * This program is free software; you can redistribute it and/or
>> + * modify it under the terms of the GNU General Public License as
>> + * published by the Free Software Foundation; either version 2 of
>> + * the License, or (at your option) any later version.
>> + *
>> + * This program is distributed in the hope that it will be useful,
>> + * but WITHOUT ANY WARRANTY; without even the implied warranty of
>> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
>> + * GNU General Public License for more details.
>> + *
>> + * You should have received a copy of the GNU General Public License
>> + * along with this program; if not, write to the Free Software
>> + * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
>> + * MA 02111-1307 USA
>> + */
>> +
>> +#ifndef _TRATS_SETUP_H
>> +#define _TRATS_SETUP_H
>> +
>> +#include<config.h>
>> +#include<version.h>
>> +#include<asm/arch/cpu.h>
>> +
>> +/* Offsets of clock registers (sources and dividers) */
>> +#define CLK_SRC_CPU_OFFSET 0x14200
>> +#define CLK_DIV_CPU0_OFFSET 0x14500
>> +#define CLK_DIV_CPU1_OFFSET 0x14504
>> +
>> +#define CLK_DIV_DMC0_OFFSET 0x10500
>> +#define CLK_DIV_DMC1_OFFSET 0x10504
>> +
>> +#define CLK_DIV_LEFTBUS_OFFSET 0x4500
>> +#define CLK_DIV_RIGHTBUS_OFFSET 0x8500
>> +
>> +#define CLK_SRC_TOP0_OFFSET 0xC210
>> +#define CLK_DIV_TOP_OFFSET 0xC510
>> +
>> +#define CLK_SRC_FSYS_OFFSET 0xC240
>> +#define CLK_DIV_FSYS1_OFFSET 0xC544
>> +#define CLK_DIV_FSYS2_OFFSET 0xC548
>> +#define CLK_DIV_FSYS3_OFFSET 0xC54C
>> +
>> +#define CLK_SRC_PERIL0_OFFSET 0xC250
>> +#define CLK_DIV_PERIL0_OFFSET 0xC550
>> +
>> +#define APLL_LOCK_OFFSET 0x14000
>> +#define MPLL_LOCK_OFFSET 0x14008
>> +#define APLL_CON0_OFFSET 0x14100
>> +#define APLL_CON1_OFFSET 0x14104
>> +#define MPLL_CON0_OFFSET 0x14108
>> +#define MPLL_CON1_OFFSET 0x1410C
>> +
>> +#define EPLL_LOCK_OFFSET 0xC010
>> +#define VPLL_LOCK_OFFSET 0xC020
>> +#define EPLL_CON0_OFFSET 0xC110
>> +#define EPLL_CON1_OFFSET 0xC114
>> +#define VPLL_CON0_OFFSET 0xC120
>> +#define VPLL_CON1_OFFSET 0xC124
>> +
>> +#define CLK_GATE_IP_CAM_OFFSET 0xC920
>> +#define CLK_GATE_IP_VP_OFFSET 0xC924
>> +#define CLK_GATE_IP_MFC_OFFSET 0xC928
>> +#define CLK_GATE_IP_G3D_OFFSET 0xC92C
>> +#define CLK_GATE_IP_IMAGE_OFFSET 0xC930
>> +#define CLK_GATE_IP_LCD0_OFFSET 0xC934
>> +#define CLK_GATE_IP_LCD1_OFFSET 0xC938
>> +#define CLK_GATE_IP_FSYS_OFFSET 0xC940
>> +#define CLK_GATE_IP_GPS_OFFSET 0xC94C
>> +#define CLK_GATE_IP_PERIL_OFFSET 0xC950
>> +#define CLK_GATE_IP_PERIR_OFFSET 0xC960
>> +#define CLK_GATE_BLOCK_OFFSET 0xC970
>> +
>> +#define PS_HOLD_CONTROL_OFFSET 0x330C
>> +
>> +#define SYSTIMER_G_CON_OFFSET 0x0240
>> +
>> +#define POWER_CAM_CONFIGURATION_OFFSET 0x1C00
>> +#define POWER_TV_CONFIGURATION_OFFSET 0x1C20
>> +#define POWER_MFC_CONFIGURATION_OFFSET 0x1C40
>> +#define POWER_G3D_CONFIGURATION_OFFSET 0x1C60
>> +#define POWER_LCD1_CONFIGURATION_OFFSET 0x1CA0
>> +#define POWER_GPS_CONFIGURATION_OFFSET 0x1CE0
>
> At now *_OFFSET is not used.
> Please remove unused defines.
You're right. I'll remove it.
>
>> +/* GPIO Offsets for UART: GPIO Contol Register */
>> +#define EXYNOS4_GPIO_A0_CON_OFFSET 0x00
>> +#define EXYNOS4_GPIO_A1_CON_OFFSET 0x20
>> +#define EXYNOS4_GPIO_Y4_CON_OFFSET 0x1A0
>> +#define EXYNOS4_GPIO_Y4_DAT_OFFSET 0x1A4
>> +#define EXYNOS4_GPIO_Y4_PUD_OFFSET 0x1A8
>> +
>> +/* GPIO Offsets for PMIC: GPIO Contol& Data Register */
>> +#define EXYNOS4_GPIO_X2_CON_OFFSET 0xC40
>> +#define EXYNOS4_GPIO_X2_DAT_OFFSET 0xC44
>> +
>> +/* GPIO Offsets for PS_HOLD: GPIO Control Register */
>> +#define EXYNOS4_PS_HOLD_CON_OFFSET 0x330C
>> +
>> +#define SET_GPIO(_v, _n, _m) (_v<< (_n * _m))
>> +#define SET_GPIO_CON(_v, _n) SET_GPIO(_v, _n, 4)
>> +#define SET_GPIO_DAT(_v, _n) SET_GPIO(_v, _n, 1)
>> +#define SET_GPIO_PUD(_v, _n) SET_GPIO(_v, _n, 1)
>> +
>> +/* PMIC Reset pin: GPX2[7] (nPOWER) */
>> +#define GPIO_BIT_PMIC_RST 7
>> +#define EXYNOS4_GPIO_X2_CON_MASK SET_GPIO_CON(0xf, GPIO_BIT_PMIC_RST)
>> +#define EXYNOS4_GPIO_X2_CON_VAL SET_GPIO_CON(0x1, GPIO_BIT_PMIC_RST)
>> +#define EXYNOS4_GPIO_X2_DAT_VAL SET_GPIO_DAT(0x1, GPIO_BIT_PMIC_RST)
>> +
>> +/* UART_SEL: GPY4[7] */
>> +#define GPIO_BIT_UART_SEL 7
>> +#define EXYNOS4_GPIO_Y4_CON_VAL SET_GPIO_CON(0x1, GPIO_BIT_UART_SEL)
>> +#define EXYNOS4_GPIO_Y4_DAT_VAL SET_GPIO_DAT(0x1, GPIO_BIT_UART_SEL)
>> +#define EXYNOS4_GPIO_Y4_PUD_VAL SET_GPIO_PUD(0xC, GPIO_BIT_UART_SEL)
>> +
>> +/* PS_HOLD: Data Hight, Output En */
>> +#define BIT_DAT 8
>> +#define BIT_EN 9
>> +#define EXYNOS4_PS_HOLD_CON_VAL (0x1<< BIT_DAT | 0x1<< BIT_EN)
>> +
>> +/*
>> + * UART GPIO_A0/GPIO_A1 Control Register Value
>> + * 0x2: UART Function
>> + * GPA1CON[3] = I2C_3_SCL (3), GPA1CON[2] = I2C_3_SDA (3)
>> + */
>> +#define EXYNOS4_GPIO_A0_CON_VAL 0x22222222
>> +#define EXYNOS4_GPIO_A1_CON_VAL 0x223322
>> +
>> +/* UART Register offsets */
>> +#define ULCON_OFFSET 0x00
>> +#define UCON_OFFSET 0x04
>> +#define UFCON_OFFSET 0x08
>> +#define UBRDIV_OFFSET 0x28
>> +#define UFRACVAL_OFFSET 0x2C
>> +
>> +/* ULCON: UART Line Control Value 8N1 */
>> +#define WORD_LEN_5_BIT 0x00
>> +#define WORD_LEN_6_BIT 0x01
>> +#define WORD_LEN_7_BIT 0x02
>> +#define WORD_LEN_8_BIT 0x03
>> +
>> +#define STOP_BIT_1 0x00
>> +#define STOP_BIT_2 0x01
>> +
>> +#define NO_PARITY 0x00
>> +#define ODD_PARITY 0x4
>> +#define EVEN_PARITY 0x5
>> +#define FORCED_PARITY_CHECK_AS_1 0x6
>> +#define FORCED_PARITY_CHECK_AS_0 0x7
>> +
>> +#define INFRAMODE_NORMAL 0x00
>> +#define INFRAMODE_INFRARED 0x01
>> +
>> +#define ULCON_VAL ((INFRAMODE_NORMAL<< 6) \
>> + | (NO_PARITY<< 3) \
>> + | (STOP_BIT_1<< 2) \
>> + | (WORD_LEN_8_BIT<< 0))
>> +
>> +/*
>> + * UCON: UART Control Value
>> + * Tx_interrupt Type: Level
>> + * Rx_interrupt Type: Level
>> + * Rx Timeout Enabled: Yes
>> + * Rx-Error Atatus_Int Enable: Yes
>> + * Loop_Back: No
>> + * Break Signal: No
>> + * Transmit mode : Interrupt request/polling
>> + * Receive mode : Interrupt request/polling
>> + */
>> +#define TX_PULSE_INTERRUPT 0
>> +#define TX_LEVEL_INTERRUPT 1
>> +#define RX_PULSE_INTERRUPT 0
>> +#define RX_LEVEL_INTERRUPT 1
>> +
>> +#define RX_TIME_OUT ENABLE
>> +#define RX_ERROR_STATE_INT_ENB ENABLE
>> +#define LOOP_BACK DISABLE
>> +#define BREAK_SIGNAL DISABLE
>> +
>> +#define TX_MODE_DISABLED 0X00
>> +#define TX_MODE_IRQ_OR_POLL 0X01
>> +#define TX_MODE_DMA 0X02
>> +
>> +#define RX_MODE_DISABLED 0X00
>> +#define RX_MODE_IRQ_OR_POLL 0X01
>> +#define RX_MODE_DMA 0X02
>> +
>> +#define UCON_VAL ((TX_LEVEL_INTERRUPT<< 9) \
>> + | (RX_LEVEL_INTERRUPT<< 8) \
>> + | (RX_TIME_OUT<< 7) \
>> + | (RX_ERROR_STATE_INT_ENB<< 6) \
>> + | (LOOP_BACK<< 5) \
>> + | (BREAK_SIGNAL<< 4) \
>> + | (TX_MODE_IRQ_OR_POLL<< 2) \
>> + | (RX_MODE_IRQ_OR_POLL<< 0))
>> +
>> +/*
>> + * UFCON: UART FIFO Control Value
>> + * Tx FIFO Trigger LEVEL: 2 Bytes (001)
>> + * Rx FIFO Trigger LEVEL: 2 Bytes (001)
>> + * Tx Fifo Reset: No
>> + * Rx Fifo Reset: No
>> + * FIFO Enable: Yes
>> + */
>> +#define TX_FIFO_TRIGGER_LEVEL_0_BYTES 0x00
>> +#define TX_FIFO_TRIGGER_LEVEL_2_BYTES 0x1
>> +#define TX_FIFO_TRIGGER_LEVEL_4_BYTES 0x2
>> +#define TX_FIFO_TRIGGER_LEVEL_6_BYTES 0x3
>> +#define TX_FIFO_TRIGGER_LEVEL_8_BYTES 0x4
>> +#define TX_FIFO_TRIGGER_LEVEL_10_BYTES 0x5
>> +#define TX_FIFO_TRIGGER_LEVEL_12_BYTES 0x6
>> +#define TX_FIFO_TRIGGER_LEVEL_14_BYTES 0x7
>> +
>> +#define RX_FIFO_TRIGGER_LEVEL_2_BYTES 0x0
>> +#define RX_FIFO_TRIGGER_LEVEL_4_BYTES 0x1
>> +#define RX_FIFO_TRIGGER_LEVEL_6_BYTES 0x2
>> +#define RX_FIFO_TRIGGER_LEVEL_8_BYTES 0x3
>> +#define RX_FIFO_TRIGGER_LEVEL_10_BYTES 0x4
>> +#define RX_FIFO_TRIGGER_LEVEL_12_BYTES 0x5
>> +#define RX_FIFO_TRIGGER_LEVEL_14_BYTES 0x6
>> +#define RX_FIFO_TRIGGER_LEVEL_16_BYTES 0x7
>> +
>> +#define TX_FIFO_TRIGGER_LEVEL TX_FIFO_TRIGGER_LEVEL_2_BYTES
>> +#define RX_FIFO_TRIGGER_LEVEL RX_FIFO_TRIGGER_LEVEL_4_BYTES
>> +#define TX_FIFO_RESET DISABLE
>> +#define RX_FIFO_RESET DISABLE
>> +#define FIFO_ENABLE ENABLE
>> +#define UFCON_VAL ((TX_FIFO_TRIGGER_LEVEL<< 8) \
>> + | (RX_FIFO_TRIGGER_LEVEL<< 4) \
>> + | (TX_FIFO_RESET<< 2) \
>> + | (RX_FIFO_RESET<< 1) \
>> + | (FIFO_ENABLE<< 0))
>> +/*
>> + * Baud Rate Division Value
>> + * 115200 BAUD:
>> + * UBRDIV_VAL = SCLK_UART/((115200 * 16) - 1)
>> + * UBRDIV_VAL = (800 MHz)/((115200 * 16) - 1)
>> + */
>> +#define UBRDIV_VAL 0x35
>> +
>> +/*
>> + * Fractional Part of Baud Rate Divisor:
>> + * 115200 BAUD:
>> + * UBRFRACVAL = ((((SCLK_UART*10/(115200*16) -10))%10)*16/10)
>> + * UBRFRACVAL = ((((800MHz*10/(115200*16) -10))%10)*16/10)
>> + */
>> +#define UFRACVAL_VAL 0x4
>
> We don't need GPIO and UART defines.
> Please remove them.
Ditto.
Thanks and Regards,
Heungjun Kim
\
>
>> +
>> +#endif
>
> Thanks.
> Minkyu Kang.
^ permalink raw reply [flat|nested] 21+ messages in thread
* [U-Boot] [PATCH v3 RESEND] ARMV7: Exynos4: Add support for TRATS board
2012-01-10 9:00 ` [U-Boot] [PATCH v3 3/3] ARMV7: Exynos4: Add support for TRATS board HeungJun, Kim
2012-01-11 2:35 ` Minkyu Kang
@ 2012-01-11 5:19 ` HeungJun, Kim
2012-01-11 5:28 ` Kim, Heungjun
2012-01-11 5:28 ` [U-Boot] [PATCH v3 RESEND 3/3] " HeungJun, Kim
2 siblings, 1 reply; 21+ messages in thread
From: HeungJun, Kim @ 2012-01-11 5:19 UTC (permalink / raw)
To: u-boot
This patch adds support for Samsung TRATS board
Signed-off-by: HeungJun, Kim <riverful.kim@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
---
Changes for RESEND since v3
- Add prefix board_ for board functions
- Rename setup.h from trats_setup.h
- Remove *_OFFSET in setup.h
- Remove GPIO and UART definitions in setup.h
MAINTAINERS | 4 +
board/samsung/trats/Makefile | 43 +++
board/samsung/trats/setup.h | 617 ++++++++++++++++++++++++++++++++++++++++++
board/samsung/trats/trats.c | 348 ++++++++++++++++++++++++
boards.cfg | 1 +
include/configs/trats.h | 216 +++++++++++++++
6 files changed, 1229 insertions(+), 0 deletions(-)
create mode 100644 board/samsung/trats/Makefile
create mode 100644 board/samsung/trats/setup.h
create mode 100644 board/samsung/trats/trats.c
create mode 100644 include/configs/trats.h
diff --git a/MAINTAINERS b/MAINTAINERS
index 4bf12b5..60314a6 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -706,6 +706,10 @@ Chander Kashyap <k.chander@samsung.com>
origen ARM ARMV7 (EXYNOS4210 SoC)
SMDKV310 ARM ARMV7 (EXYNOS4210 SoC)
+Heungjun Kim <riverful.kim@samsung.com>
+
+ trats ARM ARMV7 (EXYNOS4210 SoC)
+
Torsten Koschorrek <koschorrek@synertronixx.de>
scb9328 ARM920T (i.MXL)
diff --git a/board/samsung/trats/Makefile b/board/samsung/trats/Makefile
new file mode 100644
index 0000000..d21883f
--- /dev/null
+++ b/board/samsung/trats/Makefile
@@ -0,0 +1,43 @@
+#
+# Copyright (C) 2011 Samsung Electronics
+# Heungjun Kim <riverful.kim@samsung.com>
+#
+# See file CREDITS for list of people who contributed to this
+# project.
+#
+# This program is free software; you can redistribute it and/or
+# modify it under the terms of the GNU General Public License as
+# published by the Free Software Foundation; either version 2 of
+# the License, or (at your option) any later version.
+#
+# This program is distributed in the hope that it will be useful,
+# but WITHOUT ANY WARRANTY; without even the implied warranty of
+# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+# GNU General Public License for more details.
+#
+# You should have received a copy of the GNU General Public License
+# along with this program; if not, write to the Free Software
+# Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+# MA 02111-1307 USA
+#
+
+include $(TOPDIR)/config.mk
+
+LIB = $(obj)lib$(BOARD).o
+
+COBJS-y += trats.o
+
+SRCS := $(COBJS-y:.o=.c)
+OBJS := $(addprefix $(obj),$(COBJS-y))
+
+$(LIB): $(obj).depend $(OBJS)
+ $(call cmd_link_o_target, $(OBJS))
+
+#########################################################################
+
+# defines $(obj).depend target
+include $(SRCTREE)/rules.mk
+
+sinclude $(obj).depend
+
+#########################################################################
diff --git a/board/samsung/trats/setup.h b/board/samsung/trats/setup.h
new file mode 100644
index 0000000..7520765
--- /dev/null
+++ b/board/samsung/trats/setup.h
@@ -0,0 +1,617 @@
+/*
+ * Machine Specific Values for TRATS board based on EXYNOS4210
+ *
+ * Copyright (C) 2011 Samsung Electronics
+ * Heungjun Kim <riverful.kim@samsung.com>
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#ifndef _TRATS_SETUP_H
+#define _TRATS_SETUP_H
+
+#include <config.h>
+#include <version.h>
+#include <asm/arch/cpu.h>
+
+/* CLK_SRC_CPU: APLL(1), MPLL(1), CORE(0), HPM(0) */
+#define MUX_HPM_SEL_MOUTAPLL 0x0
+#define MUX_HPM_SEL_SCLKMPLL 0x1
+#define MUX_CORE_SEL_MOUTAPLL 0x0
+#define MUX_CORE_SEL_SCLKMPLL 0x1
+#define MUX_MPLL_SEL_FILPLL 0x0
+#define MUX_MPLL_SEL_MOUTMPLLFOUT 0x1
+#define MUX_APLL_SEL_FILPLL 0x0
+#define MUX_APLL_SEL_MOUTMPLLFOUT 0x1
+#define CLK_SRC_CPU_VAL ((MUX_HPM_SEL_MOUTAPLL << 20) \
+ | (MUX_CORE_SEL_MOUTAPLL << 16) \
+ | (MUX_MPLL_SEL_MOUTMPLLFOUT << 8)\
+ | (MUX_APLL_SEL_MOUTMPLLFOUT << 0))
+
+/* CLK_DIV_CPU0 */
+#define APLL_RATIO 0x0
+#define PCLK_DBG_RATIO 0x1
+#define ATB_RATIO 0x3
+#define PERIPH_RATIO 0x3
+#define COREM1_RATIO 0x7
+#define COREM0_RATIO 0x3
+#define CORE_RATIO 0x0
+#define CLK_DIV_CPU0_VAL ((APLL_RATIO << 24) \
+ | (PCLK_DBG_RATIO << 20) \
+ | (ATB_RATIO << 16) \
+ | (PERIPH_RATIO << 12) \
+ | (COREM1_RATIO << 8) \
+ | (COREM0_RATIO << 4) \
+ | (CORE_RATIO << 0))
+
+/* CLK_DIV_CPU1 */
+#define HPM_RATIO 0x0
+#define COPY_RATIO 0x3
+#define CLK_DIV_CPU1_VAL ((HPM_RATIO << 4) | (COPY_RATIO))
+
+/* CLK_DIV_DMC0 */
+#define CORE_TIMERS_RATIO 0x1
+#define COPY2_RATIO 0x3
+#define DMCP_RATIO 0x1
+#define DMCD_RATIO 0x1
+#define DMC_RATIO 0x1
+#define DPHY_RATIO 0x1
+#define ACP_PCLK_RATIO 0x1
+#define ACP_RATIO 0x3
+#define CLK_DIV_DMC0_VAL ((CORE_TIMERS_RATIO << 28) \
+ | (COPY2_RATIO << 24) \
+ | (DMCP_RATIO << 20) \
+ | (DMCD_RATIO << 16) \
+ | (DMC_RATIO << 12) \
+ | (DPHY_RATIO << 8) \
+ | (ACP_PCLK_RATIO << 4) \
+ | (ACP_RATIO << 0))
+
+/* CLK_DIV_DMC1 */
+#define DPM_RATIO 0x1
+#define DVSEM_RATIO 0x1
+#define PWI_RATIO 0x1
+#define CLK_DIV_DMC1_VAL ((DPM_RATIO << 24) \
+ | (DVSEM_RATIO << 16) \
+ | (PWI_RATIO << 8))
+
+/* CLK_SRC_TOP0 */
+#define MUX_ONENAND_SEL_ACLK_133 0x0
+#define MUX_ONENAND_SEL_ACLK_160 0x1
+#define MUX_ACLK_133_SEL_SCLKMPLL 0x0
+#define MUX_ACLK_133_SEL_SCLKAPLL 0x1
+#define MUX_ACLK_160_SEL_SCLKMPLL 0x0
+#define MUX_ACLK_160_SEL_SCLKAPLL 0x1
+#define MUX_ACLK_100_SEL_SCLKMPLL 0x0
+#define MUX_ACLK_100_SEL_SCLKAPLL 0x1
+#define MUX_ACLK_200_SEL_SCLKMPLL 0x0
+#define MUX_ACLK_200_SEL_SCLKAPLL 0x1
+#define MUX_VPLL_SEL_FINPLL 0x0
+#define MUX_VPLL_SEL_FOUTVPLL 0x1
+#define MUX_EPLL_SEL_FINPLL 0x0
+#define MUX_EPLL_SEL_FOUTEPLL 0x1
+#define MUX_ONENAND_1_SEL_MOUTONENAND 0x0
+#define MUX_ONENAND_1_SEL_SCLKVPLL 0x1
+#define CLK_SRC_TOP0_VAL ((MUX_ONENAND_SEL_ACLK_160 << 28) \
+ | (MUX_ACLK_133_SEL_SCLKMPLL << 24) \
+ | (MUX_ACLK_160_SEL_SCLKMPLL << 20) \
+ | (MUX_ACLK_100_SEL_SCLKMPLL << 16) \
+ | (MUX_ACLK_200_SEL_SCLKMPLL << 12) \
+ | (MUX_VPLL_SEL_FOUTVPLL << 8) \
+ | (MUX_EPLL_SEL_FOUTEPLL << 4) \
+ | (MUX_ONENAND_1_SEL_MOUTONENAND << 0))
+
+/* CLK_DIV_TOP */
+#define ONENAND_RATIO 0x0
+#define ACLK_133_RATIO 0x5
+#define ACLK_160_RATIO 0x4
+#define ACLK_100_RATIO 0x7
+#define ACLK_200_RATIO 0x3
+#define CLK_DIV_TOP_VAL ((ONENAND_RATIO << 16) \
+ | (ACLK_133_RATIO << 12)\
+ | (ACLK_160_RATIO << 8) \
+ | (ACLK_100_RATIO << 4) \
+ | (ACLK_200_RATIO << 0))
+
+/* CLK_DIV_LEFTBUS */
+#define GPL_RATIO 0x1
+#define GDL_RATIO 0x3
+#define CLK_DIV_LEFTBUS_VAL ((GPL_RATIO << 4) | (GDL_RATIO))
+
+/* CLK_DIV_RIGHTBUS */
+#define GPR_RATIO 0x1
+#define GDR_RATIO 0x3
+#define CLK_DIV_RIGHTBUS_VAL ((GPR_RATIO << 4) | (GDR_RATIO))
+
+/* CLK_SRS_FSYS: 6 = SCLKMPLL */
+#define SATA_SEL_SCLKMPLL 0
+#define SATA_SEL_SCLKAPLL 1
+
+#define MMC_SEL_XXTI 0
+#define MMC_SEL_XUSBXTI 1
+#define MMC_SEL_SCLK_HDMI24M 2
+#define MMC_SEL_SCLK_USBPHY0 3
+#define MMC_SEL_SCLK_USBPHY1 4
+#define MMC_SEL_SCLK_HDMIPHY 5
+#define MMC_SEL_SCLKMPLL 6
+#define MMC_SEL_SCLKEPLL 7
+#define MMC_SEL_SCLKVPLL 8
+
+#define MMCC0_SEL MMC_SEL_SCLKMPLL
+#define MMCC1_SEL MMC_SEL_SCLKMPLL
+#define MMCC2_SEL MMC_SEL_SCLKMPLL
+#define MMCC3_SEL MMC_SEL_SCLKMPLL
+#define MMCC4_SEL MMC_SEL_SCLKMPLL
+#define CLK_SRC_FSYS_VAL ((SATA_SEL_SCLKMPLL << 24) \
+ | (MMCC4_SEL << 16) \
+ | (MMCC3_SEL << 12) \
+ | (MMCC2_SEL << 8) \
+ | (MMCC1_SEL << 4) \
+ | (MMCC0_SEL << 0))
+
+/* SCLK_MMC[0-4] = MOUTMMC[0-4]/(MMC[0-4]_RATIO + 1)/(MMC[0-4]_PRE_RATIO +1) */
+/* CLK_DIV_FSYS1: 800(MPLL) / (15 + 1) */
+#define MMC0_RATIO 0xF
+#define MMC0_PRE_RATIO 0x0
+#define MMC1_RATIO 0xF
+#define MMC1_PRE_RATIO 0x0
+#define CLK_DIV_FSYS1_VAL ((MMC1_PRE_RATIO << 24) \
+ | (MMC1_RATIO << 16) \
+ | (MMC0_PRE_RATIO << 8) \
+ | (MMC0_RATIO << 0))
+
+/* CLK_DIV_FSYS2: 800(MPLL) / (15 + 1) */
+#define MMC2_RATIO 0xF
+#define MMC2_PRE_RATIO 0x0
+#define MMC3_RATIO 0xF
+#define MMC3_PRE_RATIO 0x0
+#define CLK_DIV_FSYS2_VAL ((MMC3_PRE_RATIO << 24) \
+ | (MMC3_RATIO << 16) \
+ | (MMC2_PRE_RATIO << 8) \
+ | (MMC2_RATIO << 0))
+
+/* CLK_DIV_FSYS3: 800(MPLL) / (15 + 1) */
+#define MMC4_RATIO 0xF
+#define MMC4_PRE_RATIO 0x0
+#define CLK_DIV_FSYS3_VAL ((MMC4_PRE_RATIO << 8) \
+ | (MMC4_RATIO << 0))
+
+/* CLK_SRC_PERIL0 */
+#define UART_SEL_XXTI 0
+#define UART_SEL_XUSBXTI 1
+#define UART_SEL_SCLK_HDMI24M 2
+#define UART_SEL_SCLK_USBPHY0 3
+#define UART_SEL_SCLK_USBPHY1 4
+#define UART_SEL_SCLK_HDMIPHY 5
+#define UART_SEL_SCLKMPLL 6
+#define UART_SEL_SCLKEPLL 7
+#define UART_SEL_SCLKVPLL 8
+
+#define UART0_SEL UART_SEL_SCLKMPLL
+#define UART1_SEL UART_SEL_SCLKMPLL
+#define UART2_SEL UART_SEL_SCLKMPLL
+#define UART3_SEL UART_SEL_SCLKMPLL
+#define UART4_SEL UART_SEL_SCLKMPLL
+#define UART5_SEL UART_SEL_SCLKMPLL
+#define CLK_SRC_PERIL0_VAL ((UART5_SEL << 16) \
+ | (UART4_SEL << 12) \
+ | (UART3_SEL << 12) \
+ | (UART2_SEL << 8) \
+ | (UART1_SEL << 4) \
+ | (UART0_SEL << 0))
+
+/* SCLK_UART[0-4] = MOUTUART[0-4] / (UART[0-4]_RATIO + 1) */
+/* CLK_DIV_PERIL0 */
+#define UART0_RATIO 7
+#define UART1_RATIO 7
+#define UART2_RATIO 7
+#define UART3_RATIO 4
+#define UART4_RATIO 7
+#define UART5_RATIO 7
+#define CLK_DIV_PERIL0_VAL ((UART5_RATIO << 16) \
+ | (UART4_RATIO << 12) \
+ | (UART3_RATIO << 12) \
+ | (UART2_RATIO << 8) \
+ | (UART1_RATIO << 4) \
+ | (UART0_RATIO << 0))
+
+/* Required period to generate a stable clock output */
+/* PLL_LOCK_TIME */
+#define PLL_LOCKTIME 0x1C20
+
+/* PLL Values */
+#define DISABLE 0
+#define ENABLE 1
+#define SET_PLL(mdiv, pdiv, sdiv) ((ENABLE << 31)\
+ | (mdiv << 16) \
+ | (pdiv << 8) \
+ | (sdiv << 0))
+
+/* APLL_CON0: 800MHz */
+#define APLL_MDIV 0xC8
+#define APLL_PDIV 0x6
+#define APLL_SDIV 0x1
+#define APLL_CON0_VAL SET_PLL(APLL_MDIV, APLL_PDIV, APLL_SDIV)
+
+/* APLL_CON1 */
+#define APLL_AFC_ENB 0x1
+#define APLL_AFC 0x1C
+#define APLL_CON1_VAL ((APLL_AFC_ENB << 31) | (APLL_AFC << 0))
+
+/* MPLL_CON0: 800MHz */
+#define MPLL_MDIV 0xC8
+#define MPLL_PDIV 0x6
+#define MPLL_SDIV 0x1
+#define MPLL_CON0_VAL SET_PLL(MPLL_MDIV, MPLL_PDIV, MPLL_SDIV)
+
+/* MPLL_CON1 */
+#define MPLL_AFC_ENB 0x1
+#define MPLL_AFC 0x1C
+#define MPLL_CON1_VAL ((MPLL_AFC_ENB << 31) | (MPLL_AFC << 0))
+
+/* EPLL_CON0: 96MHz */
+#define EPLL_MDIV 0x30
+#define EPLL_PDIV 0x3
+#define EPLL_SDIV 0x2
+#define EPLL_CON0_VAL SET_PLL(EPLL_MDIV, EPLL_PDIV, EPLL_SDIV)
+
+/* EPLL_CON1 */
+#define EPLL_K 0x0
+#define EPLL_CON1_VAL (EPLL_K >> 0)
+
+/* VPLL_CON0: 108MHz */
+#define VPLL_MDIV 0x35
+#define VPLL_PDIV 0x3
+#define VPLL_SDIV 0x2
+#define VPLL_CON0_VAL SET_PLL(VPLL_MDIV, VPLL_PDIV, VPLL_SDIV)
+
+/* VPLL_CON1 */
+#define VPLL_SSCG_EN DISABLE
+#define VPLL_SEL_PF_DN_SPREAD 0x0
+#define VPLL_MRR 0x11
+#define VPLL_MFR 0x0
+#define VPLL_K 0x400
+#define VPLL_CON1_VAL ((VPLL_SSCG_EN << 31)\
+ | (VPLL_SEL_PF_DN_SPREAD << 29) \
+ | (VPLL_MRR << 24) \
+ | (VPLL_MFR << 16) \
+ | (VPLL_K << 0))
+
+/* CLOCK GATE */
+#define CLK_DIS 0x0
+#define CLK_EN 0x1
+
+#define BIT_CAM_CLK_PIXELASYNCM1 18
+#define BIT_CAM_CLK_PIXELASYNCM0 17
+#define BIT_CAM_CLK_PPMUCAMIF 16
+#define BIT_CAM_CLK_QEFIMC3 15
+#define BIT_CAM_CLK_QEFIMC2 14
+#define BIT_CAM_CLK_QEFIMC1 13
+#define BIT_CAM_CLK_QEFIMC0 12
+#define BIT_CAM_CLK_SMMUJPEG 11
+#define BIT_CAM_CLK_SMMUFIMC3 10
+#define BIT_CAM_CLK_SMMUFIMC2 9
+#define BIT_CAM_CLK_SMMUFIMC1 8
+#define BIT_CAM_CLK_SMMUFIMC0 7
+#define BIT_CAM_CLK_JPEG 6
+#define BIT_CAM_CLK_CSIS1 5
+#define BIT_CAM_CLK_CSIS0 4
+#define BIT_CAM_CLK_FIMC3 3
+#define BIT_CAM_CLK_FIMC2 2
+#define BIT_CAM_CLK_FIMC1 1
+#define BIT_CAM_CLK_FIMC0 0
+#define CLK_GATE_IP_CAM_ALL_EN ((CLK_EN << BIT_CAM_CLK_PIXELASYNCM1)\
+ | (CLK_EN << BIT_CAM_CLK_PIXELASYNCM0)\
+ | (CLK_EN << BIT_CAM_CLK_PPMUCAMIF)\
+ | (CLK_EN << BIT_CAM_CLK_QEFIMC3)\
+ | (CLK_EN << BIT_CAM_CLK_QEFIMC2)\
+ | (CLK_EN << BIT_CAM_CLK_QEFIMC1)\
+ | (CLK_EN << BIT_CAM_CLK_QEFIMC0)\
+ | (CLK_EN << BIT_CAM_CLK_SMMUJPEG)\
+ | (CLK_EN << BIT_CAM_CLK_SMMUFIMC3)\
+ | (CLK_EN << BIT_CAM_CLK_SMMUFIMC2)\
+ | (CLK_EN << BIT_CAM_CLK_SMMUFIMC1)\
+ | (CLK_EN << BIT_CAM_CLK_SMMUFIMC0)\
+ | (CLK_EN << BIT_CAM_CLK_JPEG)\
+ | (CLK_EN << BIT_CAM_CLK_CSIS1)\
+ | (CLK_EN << BIT_CAM_CLK_CSIS0)\
+ | (CLK_EN << BIT_CAM_CLK_FIMC3)\
+ | (CLK_EN << BIT_CAM_CLK_FIMC2)\
+ | (CLK_EN << BIT_CAM_CLK_FIMC1)\
+ | (CLK_EN << BIT_CAM_CLK_FIMC0))
+
+#define BIT_VP_CLK_PPMUTV 5
+#define BIT_VP_CLK_SMMUTV 4
+#define BIT_VP_CLK_HDMI 3
+#define BIT_VP_CLK_TVENC 2
+#define BIT_VP_CLK_MIXER 1
+#define BIT_VP_CLK_VP 0
+#define CLK_GATE_IP_VP_ALL_EN ((CLK_EN << BIT_VP_CLK_PPMUTV)\
+ | (CLK_EN << BIT_VP_CLK_SMMUTV)\
+ | (CLK_EN << BIT_VP_CLK_HDMI)\
+ | (CLK_EN << BIT_VP_CLK_TVENC)\
+ | (CLK_EN << BIT_VP_CLK_MIXER)\
+ | (CLK_EN << BIT_VP_CLK_VP))
+
+#define BIT_MFC_CLK_PPMUMFC_R 4
+#define BIT_MFC_CLK_PPMUMFC_L 3
+#define BIT_MFC_CLK_SMMUMFC_R 2
+#define BIT_MFC_CLK_SMMUMFC_L 1
+#define BIT_MFC_CLK_MFC 0
+#define CLK_GATE_IP_MFC_ALL_EN ((CLK_EN << BIT_MFC_CLK_PPMUMFC_R)\
+ | (CLK_EN << BIT_MFC_CLK_PPMUMFC_L)\
+ | (CLK_EN << BIT_MFC_CLK_SMMUMFC_R)\
+ | (CLK_EN << BIT_MFC_CLK_SMMUMFC_L)\
+ | (CLK_EN << BIT_MFC_CLK_MFC))
+
+#define BIT_G3D_CLK_QEG3D 2
+#define BIT_G3D_CLK_PPMUG3D 1
+#define BIT_G3D_CLK_G3D 0
+#define CLK_GATE_IP_G3D_ALL_EN ((CLK_EN << BIT_G3D_CLK_QEG3D)\
+ | (CLK_EN << BIT_G3D_CLK_PPMUG3D)\
+ | (CLK_EN << BIT_G3D_CLK_G3D))
+
+#define BIT_IMAGE_CLK_PPMUIMAGE 9
+#define BIT_IMAGE_CLK_QEMDMA 8
+#define BIT_IMAGE_CLK_QEROTATOR 7
+#define BIT_IMAGE_CLK_QEG2D 6
+#define BIT_IMAGE_CLK_SMMUMDMA 5
+#define BIT_IMAGE_CLK_SMMUROTATOR 4
+#define BIT_IMAGE_CLK_SMMUG2D 3
+#define BIT_IMAGE_CLK_MDMA 2
+#define BIT_IMAGE_CLK_ROTATOR 1
+#define BIT_IMAGE_CLK_G2D 0
+#define CLK_GATE_IP_IMAGE_ALL_EN ((CLK_EN << BIT_IMAGE_CLK_PPMUIMAGE)\
+ | (CLK_EN << BIT_IMAGE_CLK_QEMDMA)\
+ | (CLK_EN << BIT_IMAGE_CLK_QEROTATOR)\
+ | (CLK_EN << BIT_IMAGE_CLK_QEG2D)\
+ | (CLK_EN << BIT_IMAGE_CLK_SMMUMDMA)\
+ | (CLK_EN << BIT_IMAGE_CLK_SMMUROTATOR)\
+ | (CLK_EN << BIT_IMAGE_CLK_SMMUG2D)\
+ | (CLK_EN << BIT_IMAGE_CLK_MDMA)\
+ | (CLK_EN << BIT_IMAGE_CLK_ROTATOR)\
+ | (CLK_EN << BIT_IMAGE_CLK_G2D))
+
+#define BIT_LCD0_CLK_PPMULCD0 5
+#define BIT_LCD0_CLK_SMMUFIMD0 4
+#define BIT_LCD0_CLK_DSIM0 3
+#define BIT_LCD0_CLK_MDNIE0 2
+#define BIT_LCD0_CLK_MIE0 1
+#define BIT_LCD0_CLK_FIMD0 0
+#define CLK_GATE_IP_LCD0_ALL_EN ((CLK_EN << BIT_LCD0_CLK_PPMULCD0)\
+ | (CLK_EN << BIT_LCD0_CLK_SMMUFIMD0)\
+ | (CLK_EN << BIT_LCD0_CLK_DSIM0)\
+ | (CLK_EN << BIT_LCD0_CLK_MDNIE0)\
+ | (CLK_EN << BIT_LCD0_CLK_MIE0)\
+ | (CLK_EN << BIT_LCD0_CLK_FIMD0))
+
+#define BIT_LCD1_CLK_PPMULCD1 5
+#define BIT_LCD1_CLK_SMMUFIMD1 4
+#define BIT_LCD1_CLK_DSIM1 3
+#define BIT_LCD1_CLK_MDNIE1 2
+#define BIT_LCD1_CLK_MIE1 1
+#define BIT_LCD1_CLK_FIMD1 0
+#define CLK_GATE_IP_LCD1_ALL_EN ((CLK_EN << BIT_LCD1_CLK_PPMULCD1)\
+ | (CLK_EN << BIT_LCD1_CLK_SMMUFIMD1)\
+ | (CLK_EN << BIT_LCD1_CLK_DSIM1)\
+ | (CLK_EN << BIT_LCD1_CLK_MDNIE1)\
+ | (CLK_EN << BIT_LCD1_CLK_MIE1)\
+ | (CLK_EN << BIT_LCD1_CLK_FIMD1))
+
+#define BIT_FSYS_CLK_SMMUPCIE 18
+#define BIT_FSYS_CLK_PPMUFILE 17
+#define BIT_FSYS_CLK_NFCON 16
+#define BIT_FSYS_CLK_ONENAND 15
+#define BIT_FSYS_CLK_PCIE 14
+#define BIT_FSYS_CLK_USBDEVICE 13
+#define BIT_FSYS_CLK_USBHOST 12
+#define BIT_FSYS_CLK_SROMC 11
+#define BIT_FSYS_CLK_SATA 10
+#define BIT_FSYS_CLK_SDMMC4 9
+#define BIT_FSYS_CLK_SDMMC3 8
+#define BIT_FSYS_CLK_SDMMC2 7
+#define BIT_FSYS_CLK_SDMMC1 6
+#define BIT_FSYS_CLK_SDMMC0 5
+#define BIT_FSYS_CLK_TSI 4
+#define BIT_FSYS_CLK_SATAPHY 3
+#define BIT_FSYS_CLK_PCIEPHY 2
+#define BIT_FSYS_CLK_PDMA1 1
+#define BIT_FSYS_CLK_PDMA0 0
+#define CLK_GATE_IP_FSYS_ALL_EN ((CLK_EN << BIT_FSYS_CLK_SMMUPCIE)\
+ | (CLK_EN << BIT_FSYS_CLK_PPMUFILE)\
+ | (CLK_EN << BIT_FSYS_CLK_NFCON)\
+ | (CLK_EN << BIT_FSYS_CLK_ONENAND)\
+ | (CLK_EN << BIT_FSYS_CLK_PCIE)\
+ | (CLK_EN << BIT_FSYS_CLK_USBDEVICE)\
+ | (CLK_EN << BIT_FSYS_CLK_USBHOST)\
+ | (CLK_EN << BIT_FSYS_CLK_SROMC)\
+ | (CLK_EN << BIT_FSYS_CLK_SATA)\
+ | (CLK_EN << BIT_FSYS_CLK_SDMMC4)\
+ | (CLK_EN << BIT_FSYS_CLK_SDMMC3)\
+ | (CLK_EN << BIT_FSYS_CLK_SDMMC2)\
+ | (CLK_EN << BIT_FSYS_CLK_SDMMC1)\
+ | (CLK_EN << BIT_FSYS_CLK_SDMMC0)\
+ | (CLK_EN << BIT_FSYS_CLK_TSI)\
+ | (CLK_EN << BIT_FSYS_CLK_SATAPHY)\
+ | (CLK_EN << BIT_FSYS_CLK_PCIEPHY)\
+ | (CLK_EN << BIT_FSYS_CLK_PDMA1)\
+ | (CLK_EN << BIT_FSYS_CLK_PDMA0))
+
+#define BIT_GPS_CLK_SMMUGPS 1
+#define BIT_GPS_CLK_GPS 0
+#define CLK_GATE_IP_GPS_ALL_EN ((CLK_EN << BIT_GPS_CLK_SMMUGPS)\
+ | (CLK_EN << BIT_GPS_CLK_GPS))
+
+#define BIT_PERIL_CLK_MODEMIF 28
+#define BIT_PERIL_CLK_AC97 27
+#define BIT_PERIL_CLK_SPDIF 26
+#define BIT_PERIL_CLK_SLIMBUS 25
+#define BIT_PERIL_CLK_PWM 24
+#define BIT_PERIL_CLK_PCM2 23
+#define BIT_PERIL_CLK_PCM1 22
+#define BIT_PERIL_CLK_I2S2 21
+#define BIT_PERIL_CLK_I2S1 20
+#define BIT_PERIL_CLK_RESERVED0 19
+#define BIT_PERIL_CLK_SPI2 18
+#define BIT_PERIL_CLK_SPI1 17
+#define BIT_PERIL_CLK_SPI0 16
+#define BIT_PERIL_CLK_TSADC 15
+#define BIT_PERIL_CLK_I2CHDMI 14
+#define BIT_PERIL_CLK_I2C7 13
+#define BIT_PERIL_CLK_I2C6 12
+#define BIT_PERIL_CLK_I2C5 11
+#define BIT_PERIL_CLK_I2C4 10
+#define BIT_PERIL_CLK_I2C3 9
+#define BIT_PERIL_CLK_I2C2 8
+#define BIT_PERIL_CLK_I2C1 7
+#define BIT_PERIL_CLK_I2C0 6
+#define BIT_PERIL_CLK_RESERVED1 5
+#define BIT_PERIL_CLK_UART4 4
+#define BIT_PERIL_CLK_UART3 3
+#define BIT_PERIL_CLK_UART2 2
+#define BIT_PERIL_CLK_UART1 1
+#define BIT_PERIL_CLK_UART0 0
+#define CLK_GATE_IP_PERIL_ALL_EN ((CLK_EN << BIT_PERIL_CLK_MODEMIF)\
+ | (CLK_EN << BIT_PERIL_CLK_AC97)\
+ | (CLK_EN << BIT_PERIL_CLK_SPDIF)\
+ | (CLK_EN << BIT_PERIL_CLK_SLIMBUS)\
+ | (CLK_EN << BIT_PERIL_CLK_PWM)\
+ | (CLK_EN << BIT_PERIL_CLK_PCM2)\
+ | (CLK_EN << BIT_PERIL_CLK_PCM1)\
+ | (CLK_EN << BIT_PERIL_CLK_I2S2)\
+ | (CLK_EN << BIT_PERIL_CLK_I2S1)\
+ | (CLK_EN << BIT_PERIL_CLK_RESERVED0)\
+ | (CLK_EN << BIT_PERIL_CLK_SPI2)\
+ | (CLK_EN << BIT_PERIL_CLK_SPI1)\
+ | (CLK_EN << BIT_PERIL_CLK_SPI0)\
+ | (CLK_EN << BIT_PERIL_CLK_TSADC)\
+ | (CLK_EN << BIT_PERIL_CLK_I2CHDMI)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C7)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C6)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C5)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C4)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C3)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C2)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C1)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C0)\
+ | (CLK_EN << BIT_PERIL_CLK_RESERVED1)\
+ | (CLK_EN << BIT_PERIL_CLK_UART4)\
+ | (CLK_EN << BIT_PERIL_CLK_UART3)\
+ | (CLK_EN << BIT_PERIL_CLK_UART2)\
+ | (CLK_EN << BIT_PERIL_CLK_UART1)\
+ | (CLK_EN << BIT_PERIL_CLK_UART0))
+
+#define BIT_PERIR_CLK_TMU_APBIF 17
+#define BIT_PERIR_CLK_KEYIF 16
+#define BIT_PERIR_CLK_RTC 15
+#define BIT_PERIR_CLK_WDT 14
+#define BIT_PERIR_CLK_MCT 13
+#define BIT_PERIR_CLK_SECKEY 12
+#define BIT_PERIR_CLK_HDMI_CEC 11
+#define BIT_PERIR_CLK_TZPC5 10
+#define BIT_PERIR_CLK_TZPC4 9
+#define BIT_PERIR_CLK_TZPC3 8
+#define BIT_PERIR_CLK_TZPC2 7
+#define BIT_PERIR_CLK_TZPC1 6
+#define BIT_PERIR_CLK_TZPC0 5
+#define BIT_PERIR_CLK_CMU_DMCPART 4
+#define BIT_PERIR_CLK_RESERVED 3
+#define BIT_PERIR_CLK_CMU_APBIF 2
+#define BIT_PERIR_CLK_SYSREG 1
+#define BIT_PERIR_CLK_CHIP_ID 0
+#define CLK_GATE_IP_PERIR_ALL_EN ((CLK_EN << BIT_PERIR_CLK_TMU_APBIF)\
+ | (CLK_EN << BIT_PERIR_CLK_KEYIF)\
+ | (CLK_EN << BIT_PERIR_CLK_RTC)\
+ | (CLK_EN << BIT_PERIR_CLK_WDT)\
+ | (CLK_EN << BIT_PERIR_CLK_MCT)\
+ | (CLK_EN << BIT_PERIR_CLK_SECKEY)\
+ | (CLK_EN << BIT_PERIR_CLK_HDMI_CEC)\
+ | (CLK_EN << BIT_PERIR_CLK_TZPC5)\
+ | (CLK_EN << BIT_PERIR_CLK_TZPC4)\
+ | (CLK_EN << BIT_PERIR_CLK_TZPC3)\
+ | (CLK_EN << BIT_PERIR_CLK_TZPC2)\
+ | (CLK_EN << BIT_PERIR_CLK_TZPC1)\
+ | (CLK_EN << BIT_PERIR_CLK_TZPC0)\
+ | (CLK_EN << BIT_PERIR_CLK_CMU_DMCPART)\
+ | (CLK_EN << BIT_PERIR_CLK_RESERVED)\
+ | (CLK_EN << BIT_PERIR_CLK_CMU_APBIF)\
+ | (CLK_EN << BIT_PERIR_CLK_SYSREG)\
+ | (CLK_EN << BIT_PERIR_CLK_CHIP_ID))
+
+#define BIT_BLOCK_CLK_GPS 7
+#define BIT_BLOCK_CLK_RESERVED 6
+#define BIT_BLOCK_CLK_LCD1 5
+#define BIT_BLOCK_CLK_LCD0 4
+#define BIT_BLOCK_CLK_G3D 3
+#define BIT_BLOCK_CLK_MFC 2
+#define BIT_BLOCK_CLK_TV 1
+#define BIT_BLOCK_CLK_CAM 0
+#define CLK_GATE_IP_BLOCK_ALL_EN ((CLK_EN << BIT_BLOCK_CLK_GPS)\
+ | (CLK_EN << BIT_BLOCK_CLK_RESERVED)\
+ | (CLK_EN << BIT_BLOCK_CLK_LCD1)\
+ | (CLK_EN << BIT_BLOCK_CLK_LCD0)\
+ | (CLK_EN << BIT_BLOCK_CLK_G3D)\
+ | (CLK_EN << BIT_BLOCK_CLK_MFC)\
+ | (CLK_EN << BIT_BLOCK_CLK_TV)\
+ | (CLK_EN << BIT_BLOCK_CLK_CAM))
+
+/*
+ * GATE CAM : All block
+ * GATE VP : All block
+ * GATE MFC : All block
+ * GATE G3D : All block
+ * GATE IMAGE : All block
+ * GATE LCD0 : All block
+ * GATE LCD1 : All block
+ * GATE FSYS : Enable - PDMA0,1, SDMMC0,2, USBHOST, USBDEVICE, PPMUFILE
+ * GATE GPS : All block
+ * GATE PERI Left : All Enable, Block - SLIMBUS, SPDIF, AC97
+ * GATE PERI Right : All Enable, Block - KEYIF
+ * GATE Block : All block
+ */
+#define CLK_GATE_IP_CAM_VAL ~CLK_GATE_IP_CAM_ALL_EN
+#define CLK_GATE_IP_VP_VAL ~CLK_GATE_IP_VP_ALL_EN
+#define CLK_GATE_IP_MFC_VAL ~CLK_GATE_IP_MFC_ALL_EN
+#define CLK_GATE_IP_G3D_VAL ~CLK_GATE_IP_G3D_ALL_EN
+#define CLK_GATE_IP_IMAGE_VAL ~CLK_GATE_IP_IMAGE_ALL_EN
+#define CLK_GATE_IP_LCD0_VAL ~CLK_GATE_IP_LCD0_ALL_EN
+#define CLK_GATE_IP_LCD1_VAL ~CLK_GATE_IP_LCD1_ALL_EN
+#define CLK_GATE_IP_FSYS_VAL (~CLK_GATE_IP_FSYS_ALL_EN \
+ | (CLK_EN << BIT_FSYS_CLK_PPMUFILE)\
+ | (CLK_EN << BIT_FSYS_CLK_USBDEVICE)\
+ | (CLK_EN << BIT_FSYS_CLK_USBHOST)\
+ | (CLK_EN << BIT_FSYS_CLK_SDMMC2)\
+ | (CLK_EN << BIT_FSYS_CLK_SDMMC0)\
+ | (CLK_EN << BIT_FSYS_CLK_PDMA1)\
+ | (CLK_EN << BIT_FSYS_CLK_PDMA0))
+#define CLK_GATE_IP_GPS_VAL ~CLK_GATE_IP_GPS_ALL_EN
+#define CLK_GATE_IP_PERIL_VAL (CLK_GATE_IP_PERIL_ALL_EN \
+ & (CLK_DIS << BIT_PERIL_CLK_AC97)\
+ & (CLK_DIS << BIT_PERIL_CLK_SPDIF)\
+ & (CLK_DIS << BIT_PERIL_CLK_SLIMBUS))
+#define CLK_GATE_IP_PERIR_VAL (CLK_GATE_IP_PERIR_ALL_EN \
+ & (CLK_DIS << BIT_PERIR_CLK_KEYIF))
+#define CLK_GATE_IP_BLOCK_VAL ~CLK_GATE_IP_BLOCK_ALL_EN
+
+/* PS_HOLD: Data Hight, Output En */
+#define BIT_DAT 8
+#define BIT_EN 9
+#define EXYNOS4_PS_HOLD_CON_VAL (0x1 << BIT_DAT | 0x1 << BIT_EN)
+
+#endif
diff --git a/board/samsung/trats/trats.c b/board/samsung/trats/trats.c
new file mode 100644
index 0000000..8828a98
--- /dev/null
+++ b/board/samsung/trats/trats.c
@@ -0,0 +1,348 @@
+/*
+ * Copyright (C) 2011 Samsung Electronics
+ * Heungjun Kim <riverful.kim@samsung.com>
+ * Kyungmin Park <kyungmin.park@samsung.com>
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#include <common.h>
+#include <asm/io.h>
+#include <asm/arch/gpio.h>
+#include <asm/arch/mmc.h>
+#include <asm/arch/clock.h>
+#include <asm/arch/watchdog.h>
+#include <asm/arch/gpio.h>
+#include <asm/arch/power.h>
+#include <pmic.h>
+#include <usb/s3c_udc.h>
+#include <asm/arch/cpu.h>
+#include <max8998_pmic.h>
+
+#include "setup.h"
+
+DECLARE_GLOBAL_DATA_PTR;
+
+unsigned int board_rev;
+
+#ifdef CONFIG_REVISION_TAG
+u32 get_board_rev(void)
+{
+ return board_rev;
+}
+#endif
+
+static void check_hw_revision(void);
+static void pmic_reset(void);
+
+int board_init(void)
+{
+ gd->bd->bi_boot_params = PHYS_SDRAM_1 + 0x100;
+
+ check_hw_revision();
+ printf("HW Revision:\t0x%x\n", board_rev);
+
+#if defined(CONFIG_PMIC)
+ pmic_init();
+ pmic_reset();
+#endif
+
+ return 0;
+}
+
+int dram_init(void)
+{
+ gd->ram_size = get_ram_size((long *)PHYS_SDRAM_1, PHYS_SDRAM_1_SIZE) +
+ get_ram_size((long *)PHYS_SDRAM_2, PHYS_SDRAM_2_SIZE);
+
+ return 0;
+}
+
+void dram_init_banksize(void)
+{
+ gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
+ gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
+ gd->bd->bi_dram[1].start = PHYS_SDRAM_2;
+ gd->bd->bi_dram[1].size = PHYS_SDRAM_2_SIZE;
+}
+
+static unsigned int get_hw_revision(void)
+{
+ struct exynos4_gpio_part1 *gpio =
+ (struct exynos4_gpio_part1 *)samsung_get_base_gpio_part1();
+ int hwrev = 0;
+ int i;
+
+ /* hw_rev[3:0] == GPE1[3:0] */
+ for (i = 0; i < 4; i++) {
+ s5p_gpio_cfg_pin(&gpio->e1, i, GPIO_INPUT);
+ s5p_gpio_set_pull(&gpio->e1, i, GPIO_PULL_NONE);
+ }
+
+ udelay(1);
+
+ for (i = 0; i < 4; i++)
+ hwrev |= (s5p_gpio_get_value(&gpio->e1, i) << i);
+
+ debug("hwrev 0x%x\n", hwrev);
+
+ return hwrev;
+}
+
+static void check_hw_revision(void)
+{
+ int hwrev;
+
+ hwrev = get_hw_revision();
+
+ board_rev |= hwrev;
+}
+
+static void pmic_reset(void)
+{
+ struct exynos4_gpio_part2 *gpio =
+ (struct exynos4_gpio_part2 *)samsung_get_base_gpio_part2();
+
+ s5p_gpio_set_pull(&gpio->x2, 7, GPIO_PULL_NONE);
+ s5p_gpio_direction_output(&gpio->x2, 7, 1);
+}
+
+#ifdef CONFIG_DISPLAY_BOARDINFO
+int checkboard(void)
+{
+ puts("Board:\tTRATS\n");
+ return 0;
+}
+#endif
+
+#ifdef CONFIG_GENERIC_MMC
+int board_mmc_init(bd_t *bis)
+{
+ struct exynos4_gpio_part2 *gpio =
+ (struct exynos4_gpio_part2 *)samsung_get_base_gpio_part2();
+ int i, err;
+
+ /* eMMC_EN: SD_0_CDn: GPK0[2] Output High */
+ s5p_gpio_direction_output(&gpio->k0, 2, 1);
+ s5p_gpio_set_pull(&gpio->k0, 2, GPIO_PULL_NONE);
+
+ /*
+ * eMMC GPIO:
+ * SDR 8-bit at 48MHz at MMC0
+ * GPK0[0] SD_0_CLK(2)
+ * GPK0[1] SD_0_CMD(2)
+ * GPK0[2] SD_0_CDn -> Not used
+ * GPK0[3:6] SD_0_DATA[0:3](2)
+ * GPK1[3:6] SD_0_DATA[0:3](3)
+ *
+ * DDR 4-bit at 26MHz at MMC4
+ * GPK0[0] SD_4_CLK(3)
+ * GPK0[1] SD_4_CMD(3)
+ * GPK0[2] SD_4_CDn -> Not used
+ * GPK0[3:6] SD_4_DATA[0:3](3)
+ * GPK1[3:6] SD_4_DATA[4:7](4)
+ */
+ for (i = 0; i < 7; i++) {
+ if (i == 2)
+ continue;
+ /* GPK0[0:6] special function 2 */
+ s5p_gpio_cfg_pin(&gpio->k0, i, 0x2);
+ /* GPK0[0:6] pull disable */
+ s5p_gpio_set_pull(&gpio->k0, i, GPIO_PULL_NONE);
+ /* GPK0[0:6] drv 4x */
+ s5p_gpio_set_drv(&gpio->k0, i, GPIO_DRV_4X);
+ }
+
+ for (i = 3; i < 7; i++) {
+ /* GPK1[3:6] special function 3 */
+ s5p_gpio_cfg_pin(&gpio->k1, i, 0x3);
+ /* GPK1[3:6] pull disable */
+ s5p_gpio_set_pull(&gpio->k1, i, GPIO_PULL_NONE);
+ /* GPK1[3:6] drv 4x */
+ s5p_gpio_set_drv(&gpio->k1, i, GPIO_DRV_4X);
+ }
+
+ /*
+ * MMC device init
+ * mmc0 : eMMC (8-bit buswidth)
+ * mmc2 : SD card (4-bit buswidth)
+ */
+ err = s5p_mmc_init(0, 8);
+
+ /* T-flash detect */
+ s5p_gpio_cfg_pin(&gpio->x3, 4, 0xf);
+ s5p_gpio_set_pull(&gpio->x3, 4, GPIO_PULL_UP);
+
+ /*
+ * Check the T-flash detect pin
+ * GPX3[4] T-flash detect pin
+ */
+ if (!s5p_gpio_get_value(&gpio->x3, 4)) {
+ /*
+ * SD card GPIO:
+ * GPK2[0] SD_2_CLK(2)
+ * GPK2[1] SD_2_CMD(2)
+ * GPK2[2] SD_2_CDn -> Not used
+ * GPK2[3:6] SD_2_DATA[0:3](2)
+ */
+ for (i = 0; i < 7; i++) {
+ if (i == 2)
+ continue;
+ /* GPK2[0:6] special function 2 */
+ s5p_gpio_cfg_pin(&gpio->k2, i, 0x2);
+ /* GPK2[0:6] pull disable */
+ s5p_gpio_set_pull(&gpio->k2, i, GPIO_PULL_NONE);
+ /* GPK2[0:6] drv 4x */
+ s5p_gpio_set_drv(&gpio->k2, i, GPIO_DRV_4X);
+ }
+ err = s5p_mmc_init(2, 4);
+ }
+
+ return err;
+}
+#endif
+
+#ifdef CONFIG_USB_GADGET
+static int s5pc210_phy_control(int on)
+{
+ int ret = 0;
+ struct pmic *p = get_pmic();
+
+ if (pmic_probe(p))
+ return -1;
+
+ if (on) {
+ ret |= pmic_set_output(p,
+ MAX8998_REG_BUCK_ACTIVE_DISCHARGE3,
+ MAX8998_SAFEOUT1, LDO_ON);
+ ret |= pmic_set_output(p, MAX8998_REG_ONOFF1,
+ MAX8998_LDO3, LDO_ON);
+ ret |= pmic_set_output(p, MAX8998_REG_ONOFF2,
+ MAX8998_LDO8, LDO_ON);
+
+ } else {
+ ret |= pmic_set_output(p, MAX8998_REG_ONOFF2,
+ MAX8998_LDO8, LDO_OFF);
+ ret |= pmic_set_output(p, MAX8998_REG_ONOFF1,
+ MAX8998_LDO3, LDO_OFF);
+ ret |= pmic_set_output(p,
+ MAX8998_REG_BUCK_ACTIVE_DISCHARGE3,
+ MAX8998_SAFEOUT1, LDO_OFF);
+ }
+
+ if (ret) {
+ puts("MAX8998 LDO setting error!\n");
+ return -1;
+ }
+
+ return 0;
+}
+
+struct s3c_plat_otg_data s5pc210_otg_data = {
+ .phy_control = s5pc210_phy_control,
+ .regs_phy = EXYNOS4_USBPHY_BASE,
+ .regs_otg = EXYNOS4_USBOTG_BASE,
+ .usb_phy_ctrl = EXYNOS4_USBPHY_CONTROL,
+ .usb_flags = PHY0_SLEEP,
+};
+#endif
+
+static void board_clock_init(void)
+{
+ struct exynos4_clock *clk =
+ (struct exynos4_clock *)samsung_get_base_clock();
+
+ writel(CLK_SRC_CPU_VAL, (unsigned int)&clk->src_cpu);
+ writel(CLK_SRC_TOP0_VAL, (unsigned int)&clk->src_top0);
+ writel(CLK_SRC_FSYS_VAL, (unsigned int)&clk->src_fsys);
+ writel(CLK_SRC_PERIL0_VAL, (unsigned int)&clk->src_peril0);
+
+ writel(CLK_DIV_CPU0_VAL, (unsigned int)&clk->div_cpu0);
+ writel(CLK_DIV_CPU1_VAL, (unsigned int)&clk->div_cpu1);
+ writel(CLK_DIV_DMC0_VAL, (unsigned int)&clk->div_dmc0);
+ writel(CLK_DIV_DMC1_VAL, (unsigned int)&clk->div_dmc1);
+ writel(CLK_DIV_LEFTBUS_VAL, (unsigned int)&clk->div_leftbus);
+ writel(CLK_DIV_RIGHTBUS_VAL, (unsigned int)&clk->div_rightbus);
+ writel(CLK_DIV_TOP_VAL, (unsigned int)&clk->div_top);
+ writel(CLK_DIV_FSYS1_VAL, (unsigned int)&clk->div_fsys1);
+ writel(CLK_DIV_FSYS2_VAL, (unsigned int)&clk->div_fsys2);
+ writel(CLK_DIV_FSYS3_VAL, (unsigned int)&clk->div_fsys3);
+ writel(CLK_DIV_PERIL0_VAL, (unsigned int)&clk->div_peril0);
+
+ writel(PLL_LOCKTIME, (unsigned int)&clk->apll_lock);
+ writel(PLL_LOCKTIME, (unsigned int)&clk->mpll_lock);
+ writel(PLL_LOCKTIME, (unsigned int)&clk->epll_lock);
+ writel(PLL_LOCKTIME, (unsigned int)&clk->vpll_lock);
+ writel(APLL_CON1_VAL, (unsigned int)&clk->apll_con1);
+ writel(APLL_CON0_VAL, (unsigned int)&clk->apll_con0);
+ writel(MPLL_CON1_VAL, (unsigned int)&clk->mpll_con1);
+ writel(MPLL_CON0_VAL, (unsigned int)&clk->mpll_con0);
+ writel(EPLL_CON1_VAL, (unsigned int)&clk->epll_con1);
+ writel(EPLL_CON0_VAL, (unsigned int)&clk->epll_con0);
+ writel(VPLL_CON1_VAL, (unsigned int)&clk->vpll_con1);
+ writel(VPLL_CON0_VAL, (unsigned int)&clk->vpll_con0);
+
+ writel(CLK_GATE_IP_CAM_VAL, (unsigned int)&clk->gate_ip_cam);
+ writel(CLK_GATE_IP_VP_VAL, (unsigned int)&clk->gate_ip_tv);
+ writel(CLK_GATE_IP_MFC_VAL, (unsigned int)&clk->gate_ip_mfc);
+ writel(CLK_GATE_IP_G3D_VAL, (unsigned int)&clk->gate_ip_g3d);
+ writel(CLK_GATE_IP_IMAGE_VAL, (unsigned int)&clk->gate_ip_image);
+ writel(CLK_GATE_IP_LCD0_VAL, (unsigned int)&clk->gate_ip_lcd0);
+ writel(CLK_GATE_IP_LCD1_VAL, (unsigned int)&clk->gate_ip_lcd1);
+ writel(CLK_GATE_IP_FSYS_VAL, (unsigned int)&clk->gate_ip_fsys);
+ writel(CLK_GATE_IP_GPS_VAL, (unsigned int)&clk->gate_ip_gps);
+ writel(CLK_GATE_IP_PERIL_VAL, (unsigned int)&clk->gate_ip_peril);
+ writel(CLK_GATE_IP_PERIR_VAL, (unsigned int)&clk->gate_ip_perir);
+ writel(CLK_GATE_IP_BLOCK_VAL, (unsigned int)&clk->gate_block);
+}
+
+static void board_watchdog_disable(void)
+{
+ struct exynos4_watchdog *wd =
+ (struct exynos4_watchdog *)samsung_get_base_watchdog();
+
+ writel(~(WTCON_EN | WTCON_INT), (unsigned int)&wd->wtcon);
+}
+
+static void board_power_init(void)
+{
+ struct exynos4_power *pwr =
+ (struct exynos4_power *)samsung_get_base_power();
+
+ /* PS HOLD */
+ writel(EXYNOS4_PS_HOLD_CON_VAL, (unsigned int)&pwr->ps_hold_control);
+
+ /* Set power down */
+ writel(0, (unsigned int)&pwr->cam_configuration);
+ writel(0, (unsigned int)&pwr->tv_configuration);
+ writel(0, (unsigned int)&pwr->mfc_configuration);
+ writel(0, (unsigned int)&pwr->g3d_configuration);
+ writel(0, (unsigned int)&pwr->lcd1_configuration);
+ writel(0, (unsigned int)&pwr->gps_configuration);
+ writel(0, (unsigned int)&pwr->gps_alive_configuration);
+}
+
+void lowlevel_init(void)
+{
+ s5p_set_cpu_id(); /* For using Exynos's structures */
+
+ board_watchdog_disable();
+ board_clock_init();
+ board_power_init();
+}
diff --git a/boards.cfg b/boards.cfg
index 0b32532..eb83b3e 100644
--- a/boards.cfg
+++ b/boards.cfg
@@ -219,6 +219,7 @@ smdkc100 arm armv7 smdkc100 samsung
origen arm armv7 origen samsung exynos
s5pc210_universal arm armv7 universal_c210 samsung exynos
smdkv310 arm armv7 smdkv310 samsung exynos
+trats arm armv7 trats samsung exynos
harmony arm armv7 harmony nvidia tegra2
seaboard arm armv7 seaboard nvidia tegra2
ventana arm armv7 ventana nvidia tegra2
diff --git a/include/configs/trats.h b/include/configs/trats.h
new file mode 100644
index 0000000..d235745
--- /dev/null
+++ b/include/configs/trats.h
@@ -0,0 +1,216 @@
+/*
+ * Copyright (C) 2011 Samsung Electronics
+ * Heungjun Kim <riverful.kim@samsung.com>
+ *
+ * Configuation settings for the SAMSUNG TRATS (EXYNOS4210) board.
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#ifndef __CONFIG_H
+#define __CONFIG_H
+
+/*
+ * High Level Configuration Options
+ * (easy to change)
+ */
+#define CONFIG_SAMSUNG /* in a SAMSUNG core */
+#define CONFIG_S5P /* which is in a S5P Family */
+#define CONFIG_EXYNOS4210 /* which is in a EXYNOS4210 */
+#define CONFIG_TRATS /* working with TRATS */
+
+#include <asm/arch/cpu.h> /* get chip and board defs */
+
+#define CONFIG_ARCH_CPU_INIT
+#define CONFIG_DISPLAY_CPUINFO
+#define CONFIG_DISPLAY_BOARDINFO
+
+/* Keep L2 Cache Disabled */
+#define CONFIG_SYS_L2CACHE_OFF
+
+#define CONFIG_SYS_SDRAM_BASE 0x40000000
+#define CONFIG_SYS_TEXT_BASE 0x63300000
+
+/* input clock of PLL: TRATS has 24MHz input clock at EXYNOS4210 */
+#define CONFIG_SYS_CLK_FREQ_C210 24000000
+
+#define CONFIG_SETUP_MEMORY_TAGS
+#define CONFIG_CMDLINE_TAG
+#define CONFIG_INITRD_TAG
+#define CONFIG_REVISION_TAG
+#define CONFIG_CMDLINE_EDITING
+
+/* MACH_TYPE_TRATS macro will be removed once added to mach-types */
+#define MACH_TYPE_TRATS 3928
+#define CONFIG_MACH_TYPE MACH_TYPE_TRATS
+
+/* Size of malloc() pool */
+#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (1 << 20))
+
+/* select serial console configuration */
+#define CONFIG_SERIAL_MULTI
+#define CONFIG_SERIAL2 /* use SERIAL 2 */
+#define CONFIG_BAUDRATE 115200
+#define EXYNOS4_DEFAULT_UART_OFFSET 0x020000
+
+/* MMC */
+#define CONFIG_GENERIC_MMC
+#define CONFIG_MMC
+#define CONFIG_S5P_MMC
+
+/* PWM */
+#define CONFIG_PWM
+
+/* It should define before config_cmd_default.h */
+#define CONFIG_SYS_NO_FLASH
+
+/* Command definition */
+#include <config_cmd_default.h>
+
+#undef CONFIG_CMD_FPGA
+#undef CONFIG_CMD_MISC
+#undef CONFIG_CMD_NET
+#undef CONFIG_CMD_NFS
+#undef CONFIG_CMD_XIMG
+#define CONFIG_CMD_CACHE
+#define CONFIG_CMD_MMC
+
+#define CONFIG_BOOTDELAY 1
+#define CONFIG_ZERO_BOOTDELAY_CHECK
+
+#define CONFIG_BOOTARGS "Please use defined boot"
+#define CONFIG_BOOTCOMMAND "run mmcboot"
+#define CONFIG_DEFAULT_CONSOLE "console=ttySAC2,115200n8\0"
+
+#define CONFIG_BOOTBLOCK "10"
+
+#define CONFIG_ENV_COMMON_BOOT "${console} ${meminfo}"
+
+#define CONFIG_ENV_OVERWRITE
+#define CONFIG_SYS_CONSOLE_INFO_QUIET
+#define CONFIG_SYS_CONSOLE_IS_IN_ENV
+
+#define CONFIG_EXTRA_ENV_SETTINGS \
+ "bootk=" \
+ "run loaduimage; bootm 0x40007FC0\0" \
+ "updatemmc=" \
+ "mmc boot 0 1 1 1; mmc write 0 0x42008000 0 0x200;" \
+ "mmc boot 0 1 1 0\0" \
+ "updatebackup=" \
+ "mmc boot 0 1 1 2; mmc write 0 0x42100000 0 0x200;" \
+ "mmc boot 0 1 1 0\0" \
+ "updatebootb=" \
+ "mmc read 0 0x42100000 0x80 0x200; run updatebackup\0" \
+ "lpj=lpj=3981312\0" \
+ "nfsboot=" \
+ "set bootargs root=/dev/nfs rw " \
+ "nfsroot=${nfsroot},nolock,tcp " \
+ "ip=${ipaddr}:${serverip}:${gatewayip}:" \
+ "${netmask}:generic:usb0:off " CONFIG_ENV_COMMON_BOOT \
+ "; run bootk\0" \
+ "ramfsboot=" \
+ "set bootargs root=/dev/ram0 rw rootfstype=ext2 " \
+ "${console} ${meminfo} " \
+ "initrd=0x43000000,8M ramdisk=8192\0" \
+ "mmcboot=" \
+ "set bootargs root=/dev/mmcblk${mmcdev}p${mmcrootpart} " \
+ "${lpj} rootwait ${console} ${meminfo} ${opts} ${lcdinfo}; " \
+ "run loaduimage; bootm 0x40007FC0\0" \
+ "bootchart=set opts init=/sbin/bootchartd; run bootcmd\0" \
+ "boottrace=setenv opts initcall_debug; run bootcmd\0" \
+ "mmcoops=mmc read 0 0x40000000 0x40 8; md 0x40000000 0x400\0" \
+ "verify=n\0" \
+ "rootfstype=ext4\0" \
+ "console=" CONFIG_DEFAULT_CONSOLE \
+ "meminfo=crashkernel=32M at 0x50000000\0" \
+ "nfsroot=/nfsroot/arm\0" \
+ "bootblock=" CONFIG_BOOTBLOCK "\0" \
+ "mmcdev=0\0" \
+ "mmcbootpart=2\0" \
+ "mmcrootpart=3\0" \
+ "opts=always_resume=1"
+
+/* Miscellaneous configurable options */
+#define CONFIG_SYS_LONGHELP /* undef to save memory */
+#define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
+#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
+#define CONFIG_SYS_PROMPT "TRATS # "
+#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
+#define CONFIG_SYS_PBSIZE 384 /* Print Buffer Size */
+#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
+/* Boot Argument Buffer Size */
+#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
+/* memtest works on */
+#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
+#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x5000000)
+#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x4800000)
+
+#define CONFIG_SYS_HZ 1000
+
+/* valid baudrates */
+#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
+
+/* Stack sizes */
+#define CONFIG_STACKSIZE (256 << 10) /* regular stack 256KB */
+
+/* TRATS has 2 banks of DRAM */
+#define CONFIG_NR_DRAM_BANKS 2
+#define PHYS_SDRAM_1 CONFIG_SYS_SDRAM_BASE /* LDDDR2 DMC 0 */
+#define PHYS_SDRAM_1_SIZE (256 << 20) /* 256 MB in CS 0 */
+#define PHYS_SDRAM_2 0x50000000 /* LPDDR2 DMC 1 */
+#define PHYS_SDRAM_2_SIZE (256 << 20) /* 256 MB in CS 0 */
+
+#define CONFIG_SYS_MEM_TOP_HIDE (1 << 20) /* ram console */
+
+#define CONFIG_SYS_MONITOR_BASE 0x00000000
+#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 2 sectors */
+
+#define CONFIG_ENV_IS_IN_MMC
+#define CONFIG_SYS_MMC_ENV_DEV 0
+#define CONFIG_ENV_SIZE 4096
+#define CONFIG_ENV_OFFSET ((32 - 4) << 10)/* 32KiB - 4KiB */
+
+#define CONFIG_DOS_PARTITION
+
+#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_LOAD_ADDR - GENERATED_GBL_DATA_SIZE)
+
+#define CONFIG_SYS_CACHELINE_SIZE 32
+
+#include <asm/arch/gpio.h>
+/*
+ * I2C Settings
+ */
+#define CONFIG_SOFT_I2C_GPIO_SCL exynos4_gpio_part1_get_nr(b, 7)
+#define CONFIG_SOFT_I2C_GPIO_SDA exynos4_gpio_part1_get_nr(b, 6)
+
+#define CONFIG_SOFT_I2C
+#define CONFIG_SOFT_I2C_READ_REPEATED_START
+#define CONFIG_SYS_I2C_SPEED 50000
+#define CONFIG_I2C_MULTI_BUS
+#define CONFIG_SYS_MAX_I2C_BUS 7
+
+#define CONFIG_PMIC
+#define CONFIG_PMIC_I2C
+#define CONFIG_PMIC_MAX8998
+
+#define CONFIG_USB_GADGET
+#define CONFIG_USB_GADGET_S3C_UDC_OTG
+#define CONFIG_USB_GADGET_DUALSPEED
+
+#endif /* __CONFIG_H */
--
1.7.4.1
^ permalink raw reply related [flat|nested] 21+ messages in thread
* [U-Boot] [PATCH v3 RESEND 3/3] ARMV7: Exynos4: Add support for TRATS board
2012-01-10 9:00 ` [U-Boot] [PATCH v3 3/3] ARMV7: Exynos4: Add support for TRATS board HeungJun, Kim
2012-01-11 2:35 ` Minkyu Kang
2012-01-11 5:19 ` [U-Boot] [PATCH v3 RESEND] " HeungJun, Kim
@ 2012-01-11 5:28 ` HeungJun, Kim
2 siblings, 0 replies; 21+ messages in thread
From: HeungJun, Kim @ 2012-01-11 5:28 UTC (permalink / raw)
To: u-boot
This patch adds support for Samsung TRATS board
Signed-off-by: HeungJun, Kim <riverful.kim@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
---
Changes for RESEND since v3
- Add prefix board_ for board functions
- Rename setup.h from trats_setup.h
- Remove *_OFFSET in setup.h
- Remove GPIO and UART definitions in setup.h
MAINTAINERS | 4 +
board/samsung/trats/Makefile | 43 +++
board/samsung/trats/setup.h | 617 ++++++++++++++++++++++++++++++++++++++++++
board/samsung/trats/trats.c | 348 ++++++++++++++++++++++++
boards.cfg | 1 +
include/configs/trats.h | 216 +++++++++++++++
6 files changed, 1229 insertions(+), 0 deletions(-)
create mode 100644 board/samsung/trats/Makefile
create mode 100644 board/samsung/trats/setup.h
create mode 100644 board/samsung/trats/trats.c
create mode 100644 include/configs/trats.h
diff --git a/MAINTAINERS b/MAINTAINERS
index 4bf12b5..60314a6 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -706,6 +706,10 @@ Chander Kashyap <k.chander@samsung.com>
origen ARM ARMV7 (EXYNOS4210 SoC)
SMDKV310 ARM ARMV7 (EXYNOS4210 SoC)
+Heungjun Kim <riverful.kim@samsung.com>
+
+ trats ARM ARMV7 (EXYNOS4210 SoC)
+
Torsten Koschorrek <koschorrek@synertronixx.de>
scb9328 ARM920T (i.MXL)
diff --git a/board/samsung/trats/Makefile b/board/samsung/trats/Makefile
new file mode 100644
index 0000000..d21883f
--- /dev/null
+++ b/board/samsung/trats/Makefile
@@ -0,0 +1,43 @@
+#
+# Copyright (C) 2011 Samsung Electronics
+# Heungjun Kim <riverful.kim@samsung.com>
+#
+# See file CREDITS for list of people who contributed to this
+# project.
+#
+# This program is free software; you can redistribute it and/or
+# modify it under the terms of the GNU General Public License as
+# published by the Free Software Foundation; either version 2 of
+# the License, or (at your option) any later version.
+#
+# This program is distributed in the hope that it will be useful,
+# but WITHOUT ANY WARRANTY; without even the implied warranty of
+# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+# GNU General Public License for more details.
+#
+# You should have received a copy of the GNU General Public License
+# along with this program; if not, write to the Free Software
+# Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+# MA 02111-1307 USA
+#
+
+include $(TOPDIR)/config.mk
+
+LIB = $(obj)lib$(BOARD).o
+
+COBJS-y += trats.o
+
+SRCS := $(COBJS-y:.o=.c)
+OBJS := $(addprefix $(obj),$(COBJS-y))
+
+$(LIB): $(obj).depend $(OBJS)
+ $(call cmd_link_o_target, $(OBJS))
+
+#########################################################################
+
+# defines $(obj).depend target
+include $(SRCTREE)/rules.mk
+
+sinclude $(obj).depend
+
+#########################################################################
diff --git a/board/samsung/trats/setup.h b/board/samsung/trats/setup.h
new file mode 100644
index 0000000..6667b8c
--- /dev/null
+++ b/board/samsung/trats/setup.h
@@ -0,0 +1,617 @@
+/*
+ * Machine Specific Values for TRATS board based on EXYNOS4210
+ *
+ * Copyright (C) 2011 Samsung Electronics
+ * Heungjun Kim <riverful.kim@samsung.com>
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#ifndef _TRATS_SETUP_H
+#define _TRATS_SETUP_H
+
+#include <config.h>
+#include <version.h>
+#include <asm/arch/cpu.h>
+
+/* CLK_SRC_CPU: APLL(1), MPLL(1), CORE(0), HPM(0) */
+#define MUX_HPM_SEL_MOUTAPLL 0x0
+#define MUX_HPM_SEL_SCLKMPLL 0x1
+#define MUX_CORE_SEL_MOUTAPLL 0x0
+#define MUX_CORE_SEL_SCLKMPLL 0x1
+#define MUX_MPLL_SEL_FILPLL 0x0
+#define MUX_MPLL_SEL_MOUTMPLLFOUT 0x1
+#define MUX_APLL_SEL_FILPLL 0x0
+#define MUX_APLL_SEL_MOUTMPLLFOUT 0x1
+#define CLK_SRC_CPU_VAL ((MUX_HPM_SEL_MOUTAPLL << 20) \
+ | (MUX_CORE_SEL_MOUTAPLL << 16) \
+ | (MUX_MPLL_SEL_MOUTMPLLFOUT << 8)\
+ | (MUX_APLL_SEL_MOUTMPLLFOUT << 0))
+
+/* CLK_DIV_CPU0 */
+#define APLL_RATIO 0x0
+#define PCLK_DBG_RATIO 0x1
+#define ATB_RATIO 0x3
+#define PERIPH_RATIO 0x3
+#define COREM1_RATIO 0x7
+#define COREM0_RATIO 0x3
+#define CORE_RATIO 0x0
+#define CLK_DIV_CPU0_VAL ((APLL_RATIO << 24) \
+ | (PCLK_DBG_RATIO << 20) \
+ | (ATB_RATIO << 16) \
+ | (PERIPH_RATIO << 12) \
+ | (COREM1_RATIO << 8) \
+ | (COREM0_RATIO << 4) \
+ | (CORE_RATIO << 0))
+
+/* CLK_DIV_CPU1 */
+#define HPM_RATIO 0x0
+#define COPY_RATIO 0x3
+#define CLK_DIV_CPU1_VAL ((HPM_RATIO << 4) | (COPY_RATIO))
+
+/* CLK_DIV_DMC0 */
+#define CORE_TIMERS_RATIO 0x1
+#define COPY2_RATIO 0x3
+#define DMCP_RATIO 0x1
+#define DMCD_RATIO 0x1
+#define DMC_RATIO 0x1
+#define DPHY_RATIO 0x1
+#define ACP_PCLK_RATIO 0x1
+#define ACP_RATIO 0x3
+#define CLK_DIV_DMC0_VAL ((CORE_TIMERS_RATIO << 28) \
+ | (COPY2_RATIO << 24) \
+ | (DMCP_RATIO << 20) \
+ | (DMCD_RATIO << 16) \
+ | (DMC_RATIO << 12) \
+ | (DPHY_RATIO << 8) \
+ | (ACP_PCLK_RATIO << 4) \
+ | (ACP_RATIO << 0))
+
+/* CLK_DIV_DMC1 */
+#define DPM_RATIO 0x1
+#define DVSEM_RATIO 0x1
+#define PWI_RATIO 0x1
+#define CLK_DIV_DMC1_VAL ((DPM_RATIO << 24) \
+ | (DVSEM_RATIO << 16) \
+ | (PWI_RATIO << 8))
+
+/* CLK_SRC_TOP0 */
+#define MUX_ONENAND_SEL_ACLK_133 0x0
+#define MUX_ONENAND_SEL_ACLK_160 0x1
+#define MUX_ACLK_133_SEL_SCLKMPLL 0x0
+#define MUX_ACLK_133_SEL_SCLKAPLL 0x1
+#define MUX_ACLK_160_SEL_SCLKMPLL 0x0
+#define MUX_ACLK_160_SEL_SCLKAPLL 0x1
+#define MUX_ACLK_100_SEL_SCLKMPLL 0x0
+#define MUX_ACLK_100_SEL_SCLKAPLL 0x1
+#define MUX_ACLK_200_SEL_SCLKMPLL 0x0
+#define MUX_ACLK_200_SEL_SCLKAPLL 0x1
+#define MUX_VPLL_SEL_FINPLL 0x0
+#define MUX_VPLL_SEL_FOUTVPLL 0x1
+#define MUX_EPLL_SEL_FINPLL 0x0
+#define MUX_EPLL_SEL_FOUTEPLL 0x1
+#define MUX_ONENAND_1_SEL_MOUTONENAND 0x0
+#define MUX_ONENAND_1_SEL_SCLKVPLL 0x1
+#define CLK_SRC_TOP0_VAL ((MUX_ONENAND_SEL_ACLK_160 << 28) \
+ | (MUX_ACLK_133_SEL_SCLKMPLL << 24) \
+ | (MUX_ACLK_160_SEL_SCLKMPLL << 20) \
+ | (MUX_ACLK_100_SEL_SCLKMPLL << 16) \
+ | (MUX_ACLK_200_SEL_SCLKMPLL << 12) \
+ | (MUX_VPLL_SEL_FOUTVPLL << 8) \
+ | (MUX_EPLL_SEL_FOUTEPLL << 4) \
+ | (MUX_ONENAND_1_SEL_MOUTONENAND << 0))
+
+/* CLK_DIV_TOP */
+#define ONENAND_RATIO 0x0
+#define ACLK_133_RATIO 0x5
+#define ACLK_160_RATIO 0x4
+#define ACLK_100_RATIO 0x7
+#define ACLK_200_RATIO 0x3
+#define CLK_DIV_TOP_VAL ((ONENAND_RATIO << 16) \
+ | (ACLK_133_RATIO << 12)\
+ | (ACLK_160_RATIO << 8) \
+ | (ACLK_100_RATIO << 4) \
+ | (ACLK_200_RATIO << 0))
+
+/* CLK_DIV_LEFTBUS */
+#define GPL_RATIO 0x1
+#define GDL_RATIO 0x3
+#define CLK_DIV_LEFTBUS_VAL ((GPL_RATIO << 4) | (GDL_RATIO))
+
+/* CLK_DIV_RIGHTBUS */
+#define GPR_RATIO 0x1
+#define GDR_RATIO 0x3
+#define CLK_DIV_RIGHTBUS_VAL ((GPR_RATIO << 4) | (GDR_RATIO))
+
+/* CLK_SRS_FSYS: 6 = SCLKMPLL */
+#define SATA_SEL_SCLKMPLL 0
+#define SATA_SEL_SCLKAPLL 1
+
+#define MMC_SEL_XXTI 0
+#define MMC_SEL_XUSBXTI 1
+#define MMC_SEL_SCLK_HDMI24M 2
+#define MMC_SEL_SCLK_USBPHY0 3
+#define MMC_SEL_SCLK_USBPHY1 4
+#define MMC_SEL_SCLK_HDMIPHY 5
+#define MMC_SEL_SCLKMPLL 6
+#define MMC_SEL_SCLKEPLL 7
+#define MMC_SEL_SCLKVPLL 8
+
+#define MMCC0_SEL MMC_SEL_SCLKMPLL
+#define MMCC1_SEL MMC_SEL_SCLKMPLL
+#define MMCC2_SEL MMC_SEL_SCLKMPLL
+#define MMCC3_SEL MMC_SEL_SCLKMPLL
+#define MMCC4_SEL MMC_SEL_SCLKMPLL
+#define CLK_SRC_FSYS_VAL ((SATA_SEL_SCLKMPLL << 24) \
+ | (MMCC4_SEL << 16) \
+ | (MMCC3_SEL << 12) \
+ | (MMCC2_SEL << 8) \
+ | (MMCC1_SEL << 4) \
+ | (MMCC0_SEL << 0))
+
+/* SCLK_MMC[0-4] = MOUTMMC[0-4]/(MMC[0-4]_RATIO + 1)/(MMC[0-4]_PRE_RATIO +1) */
+/* CLK_DIV_FSYS1: 800(MPLL) / (15 + 1) */
+#define MMC0_RATIO 0xF
+#define MMC0_PRE_RATIO 0x0
+#define MMC1_RATIO 0xF
+#define MMC1_PRE_RATIO 0x0
+#define CLK_DIV_FSYS1_VAL ((MMC1_PRE_RATIO << 24) \
+ | (MMC1_RATIO << 16) \
+ | (MMC0_PRE_RATIO << 8) \
+ | (MMC0_RATIO << 0))
+
+/* CLK_DIV_FSYS2: 800(MPLL) / (15 + 1) */
+#define MMC2_RATIO 0xF
+#define MMC2_PRE_RATIO 0x0
+#define MMC3_RATIO 0xF
+#define MMC3_PRE_RATIO 0x0
+#define CLK_DIV_FSYS2_VAL ((MMC3_PRE_RATIO << 24) \
+ | (MMC3_RATIO << 16) \
+ | (MMC2_PRE_RATIO << 8) \
+ | (MMC2_RATIO << 0))
+
+/* CLK_DIV_FSYS3: 800(MPLL) / (15 + 1) */
+#define MMC4_RATIO 0xF
+#define MMC4_PRE_RATIO 0x0
+#define CLK_DIV_FSYS3_VAL ((MMC4_PRE_RATIO << 8) \
+ | (MMC4_RATIO << 0))
+
+/* CLK_SRC_PERIL0 */
+#define UART_SEL_XXTI 0
+#define UART_SEL_XUSBXTI 1
+#define UART_SEL_SCLK_HDMI24M 2
+#define UART_SEL_SCLK_USBPHY0 3
+#define UART_SEL_SCLK_USBPHY1 4
+#define UART_SEL_SCLK_HDMIPHY 5
+#define UART_SEL_SCLKMPLL 6
+#define UART_SEL_SCLKEPLL 7
+#define UART_SEL_SCLKVPLL 8
+
+#define UART0_SEL UART_SEL_SCLKMPLL
+#define UART1_SEL UART_SEL_SCLKMPLL
+#define UART2_SEL UART_SEL_SCLKMPLL
+#define UART3_SEL UART_SEL_SCLKMPLL
+#define UART4_SEL UART_SEL_SCLKMPLL
+#define UART5_SEL UART_SEL_SCLKMPLL
+#define CLK_SRC_PERIL0_VAL ((UART5_SEL << 16) \
+ | (UART4_SEL << 12) \
+ | (UART3_SEL << 12) \
+ | (UART2_SEL << 8) \
+ | (UART1_SEL << 4) \
+ | (UART0_SEL << 0))
+
+/* SCLK_UART[0-4] = MOUTUART[0-4] / (UART[0-4]_RATIO + 1) */
+/* CLK_DIV_PERIL0 */
+#define UART0_RATIO 7
+#define UART1_RATIO 7
+#define UART2_RATIO 7
+#define UART3_RATIO 4
+#define UART4_RATIO 7
+#define UART5_RATIO 7
+#define CLK_DIV_PERIL0_VAL ((UART5_RATIO << 16) \
+ | (UART4_RATIO << 12) \
+ | (UART3_RATIO << 12) \
+ | (UART2_RATIO << 8) \
+ | (UART1_RATIO << 4) \
+ | (UART0_RATIO << 0))
+
+/* Required period to generate a stable clock output */
+/* PLL_LOCK_TIME */
+#define PLL_LOCKTIME 0x1C20
+
+/* PLL Values */
+#define DISABLE 0
+#define ENABLE 1
+#define SET_PLL(mdiv, pdiv, sdiv) ((ENABLE << 31)\
+ | (mdiv << 16) \
+ | (pdiv << 8) \
+ | (sdiv << 0))
+
+/* APLL_CON0: 800MHz */
+#define APLL_MDIV 0xC8
+#define APLL_PDIV 0x6
+#define APLL_SDIV 0x1
+#define APLL_CON0_VAL SET_PLL(APLL_MDIV, APLL_PDIV, APLL_SDIV)
+
+/* APLL_CON1 */
+#define APLL_AFC_ENB 0x1
+#define APLL_AFC 0x1C
+#define APLL_CON1_VAL ((APLL_AFC_ENB << 31) | (APLL_AFC << 0))
+
+/* MPLL_CON0: 800MHz */
+#define MPLL_MDIV 0xC8
+#define MPLL_PDIV 0x6
+#define MPLL_SDIV 0x1
+#define MPLL_CON0_VAL SET_PLL(MPLL_MDIV, MPLL_PDIV, MPLL_SDIV)
+
+/* MPLL_CON1 */
+#define MPLL_AFC_ENB 0x1
+#define MPLL_AFC 0x1C
+#define MPLL_CON1_VAL ((MPLL_AFC_ENB << 31) | (MPLL_AFC << 0))
+
+/* EPLL_CON0: 96MHz */
+#define EPLL_MDIV 0x30
+#define EPLL_PDIV 0x3
+#define EPLL_SDIV 0x2
+#define EPLL_CON0_VAL SET_PLL(EPLL_MDIV, EPLL_PDIV, EPLL_SDIV)
+
+/* EPLL_CON1 */
+#define EPLL_K 0x0
+#define EPLL_CON1_VAL (EPLL_K >> 0)
+
+/* VPLL_CON0: 108MHz */
+#define VPLL_MDIV 0x35
+#define VPLL_PDIV 0x3
+#define VPLL_SDIV 0x2
+#define VPLL_CON0_VAL SET_PLL(VPLL_MDIV, VPLL_PDIV, VPLL_SDIV)
+
+/* VPLL_CON1 */
+#define VPLL_SSCG_EN DISABLE
+#define VPLL_SEL_PF_DN_SPREAD 0x0
+#define VPLL_MRR 0x11
+#define VPLL_MFR 0x0
+#define VPLL_K 0x400
+#define VPLL_CON1_VAL ((VPLL_SSCG_EN << 31)\
+ | (VPLL_SEL_PF_DN_SPREAD << 29) \
+ | (VPLL_MRR << 24) \
+ | (VPLL_MFR << 16) \
+ | (VPLL_K << 0))
+
+/* CLOCK GATE */
+#define CLK_DIS 0x0
+#define CLK_EN 0x1
+
+#define BIT_CAM_CLK_PIXELASYNCM1 18
+#define BIT_CAM_CLK_PIXELASYNCM0 17
+#define BIT_CAM_CLK_PPMUCAMIF 16
+#define BIT_CAM_CLK_QEFIMC3 15
+#define BIT_CAM_CLK_QEFIMC2 14
+#define BIT_CAM_CLK_QEFIMC1 13
+#define BIT_CAM_CLK_QEFIMC0 12
+#define BIT_CAM_CLK_SMMUJPEG 11
+#define BIT_CAM_CLK_SMMUFIMC3 10
+#define BIT_CAM_CLK_SMMUFIMC2 9
+#define BIT_CAM_CLK_SMMUFIMC1 8
+#define BIT_CAM_CLK_SMMUFIMC0 7
+#define BIT_CAM_CLK_JPEG 6
+#define BIT_CAM_CLK_CSIS1 5
+#define BIT_CAM_CLK_CSIS0 4
+#define BIT_CAM_CLK_FIMC3 3
+#define BIT_CAM_CLK_FIMC2 2
+#define BIT_CAM_CLK_FIMC1 1
+#define BIT_CAM_CLK_FIMC0 0
+#define CLK_GATE_IP_CAM_ALL_EN ((CLK_EN << BIT_CAM_CLK_PIXELASYNCM1)\
+ | (CLK_EN << BIT_CAM_CLK_PIXELASYNCM0)\
+ | (CLK_EN << BIT_CAM_CLK_PPMUCAMIF)\
+ | (CLK_EN << BIT_CAM_CLK_QEFIMC3)\
+ | (CLK_EN << BIT_CAM_CLK_QEFIMC2)\
+ | (CLK_EN << BIT_CAM_CLK_QEFIMC1)\
+ | (CLK_EN << BIT_CAM_CLK_QEFIMC0)\
+ | (CLK_EN << BIT_CAM_CLK_SMMUJPEG)\
+ | (CLK_EN << BIT_CAM_CLK_SMMUFIMC3)\
+ | (CLK_EN << BIT_CAM_CLK_SMMUFIMC2)\
+ | (CLK_EN << BIT_CAM_CLK_SMMUFIMC1)\
+ | (CLK_EN << BIT_CAM_CLK_SMMUFIMC0)\
+ | (CLK_EN << BIT_CAM_CLK_JPEG)\
+ | (CLK_EN << BIT_CAM_CLK_CSIS1)\
+ | (CLK_EN << BIT_CAM_CLK_CSIS0)\
+ | (CLK_EN << BIT_CAM_CLK_FIMC3)\
+ | (CLK_EN << BIT_CAM_CLK_FIMC2)\
+ | (CLK_EN << BIT_CAM_CLK_FIMC1)\
+ | (CLK_EN << BIT_CAM_CLK_FIMC0))
+
+#define BIT_VP_CLK_PPMUTV 5
+#define BIT_VP_CLK_SMMUTV 4
+#define BIT_VP_CLK_HDMI 3
+#define BIT_VP_CLK_TVENC 2
+#define BIT_VP_CLK_MIXER 1
+#define BIT_VP_CLK_VP 0
+#define CLK_GATE_IP_VP_ALL_EN ((CLK_EN << BIT_VP_CLK_PPMUTV)\
+ | (CLK_EN << BIT_VP_CLK_SMMUTV)\
+ | (CLK_EN << BIT_VP_CLK_HDMI)\
+ | (CLK_EN << BIT_VP_CLK_TVENC)\
+ | (CLK_EN << BIT_VP_CLK_MIXER)\
+ | (CLK_EN << BIT_VP_CLK_VP))
+
+#define BIT_MFC_CLK_PPMUMFC_R 4
+#define BIT_MFC_CLK_PPMUMFC_L 3
+#define BIT_MFC_CLK_SMMUMFC_R 2
+#define BIT_MFC_CLK_SMMUMFC_L 1
+#define BIT_MFC_CLK_MFC 0
+#define CLK_GATE_IP_MFC_ALL_EN ((CLK_EN << BIT_MFC_CLK_PPMUMFC_R)\
+ | (CLK_EN << BIT_MFC_CLK_PPMUMFC_L)\
+ | (CLK_EN << BIT_MFC_CLK_SMMUMFC_R)\
+ | (CLK_EN << BIT_MFC_CLK_SMMUMFC_L)\
+ | (CLK_EN << BIT_MFC_CLK_MFC))
+
+#define BIT_G3D_CLK_QEG3D 2
+#define BIT_G3D_CLK_PPMUG3D 1
+#define BIT_G3D_CLK_G3D 0
+#define CLK_GATE_IP_G3D_ALL_EN ((CLK_EN << BIT_G3D_CLK_QEG3D)\
+ | (CLK_EN << BIT_G3D_CLK_PPMUG3D)\
+ | (CLK_EN << BIT_G3D_CLK_G3D))
+
+#define BIT_IMAGE_CLK_PPMUIMAGE 9
+#define BIT_IMAGE_CLK_QEMDMA 8
+#define BIT_IMAGE_CLK_QEROTATOR 7
+#define BIT_IMAGE_CLK_QEG2D 6
+#define BIT_IMAGE_CLK_SMMUMDMA 5
+#define BIT_IMAGE_CLK_SMMUROTATOR 4
+#define BIT_IMAGE_CLK_SMMUG2D 3
+#define BIT_IMAGE_CLK_MDMA 2
+#define BIT_IMAGE_CLK_ROTATOR 1
+#define BIT_IMAGE_CLK_G2D 0
+#define CLK_GATE_IP_IMAGE_ALL_EN ((CLK_EN << BIT_IMAGE_CLK_PPMUIMAGE)\
+ | (CLK_EN << BIT_IMAGE_CLK_QEMDMA)\
+ | (CLK_EN << BIT_IMAGE_CLK_QEROTATOR)\
+ | (CLK_EN << BIT_IMAGE_CLK_QEG2D)\
+ | (CLK_EN << BIT_IMAGE_CLK_SMMUMDMA)\
+ | (CLK_EN << BIT_IMAGE_CLK_SMMUROTATOR)\
+ | (CLK_EN << BIT_IMAGE_CLK_SMMUG2D)\
+ | (CLK_EN << BIT_IMAGE_CLK_MDMA)\
+ | (CLK_EN << BIT_IMAGE_CLK_ROTATOR)\
+ | (CLK_EN << BIT_IMAGE_CLK_G2D))
+
+#define BIT_LCD0_CLK_PPMULCD0 5
+#define BIT_LCD0_CLK_SMMUFIMD0 4
+#define BIT_LCD0_CLK_DSIM0 3
+#define BIT_LCD0_CLK_MDNIE0 2
+#define BIT_LCD0_CLK_MIE0 1
+#define BIT_LCD0_CLK_FIMD0 0
+#define CLK_GATE_IP_LCD0_ALL_EN ((CLK_EN << BIT_LCD0_CLK_PPMULCD0)\
+ | (CLK_EN << BIT_LCD0_CLK_SMMUFIMD0)\
+ | (CLK_EN << BIT_LCD0_CLK_DSIM0)\
+ | (CLK_EN << BIT_LCD0_CLK_MDNIE0)\
+ | (CLK_EN << BIT_LCD0_CLK_MIE0)\
+ | (CLK_EN << BIT_LCD0_CLK_FIMD0))
+
+#define BIT_LCD1_CLK_PPMULCD1 5
+#define BIT_LCD1_CLK_SMMUFIMD1 4
+#define BIT_LCD1_CLK_DSIM1 3
+#define BIT_LCD1_CLK_MDNIE1 2
+#define BIT_LCD1_CLK_MIE1 1
+#define BIT_LCD1_CLK_FIMD1 0
+#define CLK_GATE_IP_LCD1_ALL_EN ((CLK_EN << BIT_LCD1_CLK_PPMULCD1)\
+ | (CLK_EN << BIT_LCD1_CLK_SMMUFIMD1)\
+ | (CLK_EN << BIT_LCD1_CLK_DSIM1)\
+ | (CLK_EN << BIT_LCD1_CLK_MDNIE1)\
+ | (CLK_EN << BIT_LCD1_CLK_MIE1)\
+ | (CLK_EN << BIT_LCD1_CLK_FIMD1))
+
+#define BIT_FSYS_CLK_SMMUPCIE 18
+#define BIT_FSYS_CLK_PPMUFILE 17
+#define BIT_FSYS_CLK_NFCON 16
+#define BIT_FSYS_CLK_ONENAND 15
+#define BIT_FSYS_CLK_PCIE 14
+#define BIT_FSYS_CLK_USBDEVICE 13
+#define BIT_FSYS_CLK_USBHOST 12
+#define BIT_FSYS_CLK_SROMC 11
+#define BIT_FSYS_CLK_SATA 10
+#define BIT_FSYS_CLK_SDMMC4 9
+#define BIT_FSYS_CLK_SDMMC3 8
+#define BIT_FSYS_CLK_SDMMC2 7
+#define BIT_FSYS_CLK_SDMMC1 6
+#define BIT_FSYS_CLK_SDMMC0 5
+#define BIT_FSYS_CLK_TSI 4
+#define BIT_FSYS_CLK_SATAPHY 3
+#define BIT_FSYS_CLK_PCIEPHY 2
+#define BIT_FSYS_CLK_PDMA1 1
+#define BIT_FSYS_CLK_PDMA0 0
+#define CLK_GATE_IP_FSYS_ALL_EN ((CLK_EN << BIT_FSYS_CLK_SMMUPCIE)\
+ | (CLK_EN << BIT_FSYS_CLK_PPMUFILE)\
+ | (CLK_EN << BIT_FSYS_CLK_NFCON)\
+ | (CLK_EN << BIT_FSYS_CLK_ONENAND)\
+ | (CLK_EN << BIT_FSYS_CLK_PCIE)\
+ | (CLK_EN << BIT_FSYS_CLK_USBDEVICE)\
+ | (CLK_EN << BIT_FSYS_CLK_USBHOST)\
+ | (CLK_EN << BIT_FSYS_CLK_SROMC)\
+ | (CLK_EN << BIT_FSYS_CLK_SATA)\
+ | (CLK_EN << BIT_FSYS_CLK_SDMMC4)\
+ | (CLK_EN << BIT_FSYS_CLK_SDMMC3)\
+ | (CLK_EN << BIT_FSYS_CLK_SDMMC2)\
+ | (CLK_EN << BIT_FSYS_CLK_SDMMC1)\
+ | (CLK_EN << BIT_FSYS_CLK_SDMMC0)\
+ | (CLK_EN << BIT_FSYS_CLK_TSI)\
+ | (CLK_EN << BIT_FSYS_CLK_SATAPHY)\
+ | (CLK_EN << BIT_FSYS_CLK_PCIEPHY)\
+ | (CLK_EN << BIT_FSYS_CLK_PDMA1)\
+ | (CLK_EN << BIT_FSYS_CLK_PDMA0))
+
+#define BIT_GPS_CLK_SMMUGPS 1
+#define BIT_GPS_CLK_GPS 0
+#define CLK_GATE_IP_GPS_ALL_EN ((CLK_EN << BIT_GPS_CLK_SMMUGPS)\
+ | (CLK_EN << BIT_GPS_CLK_GPS))
+
+#define BIT_PERIL_CLK_MODEMIF 28
+#define BIT_PERIL_CLK_AC97 27
+#define BIT_PERIL_CLK_SPDIF 26
+#define BIT_PERIL_CLK_SLIMBUS 25
+#define BIT_PERIL_CLK_PWM 24
+#define BIT_PERIL_CLK_PCM2 23
+#define BIT_PERIL_CLK_PCM1 22
+#define BIT_PERIL_CLK_I2S2 21
+#define BIT_PERIL_CLK_I2S1 20
+#define BIT_PERIL_CLK_RESERVED0 19
+#define BIT_PERIL_CLK_SPI2 18
+#define BIT_PERIL_CLK_SPI1 17
+#define BIT_PERIL_CLK_SPI0 16
+#define BIT_PERIL_CLK_TSADC 15
+#define BIT_PERIL_CLK_I2CHDMI 14
+#define BIT_PERIL_CLK_I2C7 13
+#define BIT_PERIL_CLK_I2C6 12
+#define BIT_PERIL_CLK_I2C5 11
+#define BIT_PERIL_CLK_I2C4 10
+#define BIT_PERIL_CLK_I2C3 9
+#define BIT_PERIL_CLK_I2C2 8
+#define BIT_PERIL_CLK_I2C1 7
+#define BIT_PERIL_CLK_I2C0 6
+#define BIT_PERIL_CLK_RESERVED1 5
+#define BIT_PERIL_CLK_UART4 4
+#define BIT_PERIL_CLK_UART3 3
+#define BIT_PERIL_CLK_UART2 2
+#define BIT_PERIL_CLK_UART1 1
+#define BIT_PERIL_CLK_UART0 0
+#define CLK_GATE_IP_PERIL_ALL_EN ((CLK_EN << BIT_PERIL_CLK_MODEMIF)\
+ | (CLK_EN << BIT_PERIL_CLK_AC97)\
+ | (CLK_EN << BIT_PERIL_CLK_SPDIF)\
+ | (CLK_EN << BIT_PERIL_CLK_SLIMBUS)\
+ | (CLK_EN << BIT_PERIL_CLK_PWM)\
+ | (CLK_EN << BIT_PERIL_CLK_PCM2)\
+ | (CLK_EN << BIT_PERIL_CLK_PCM1)\
+ | (CLK_EN << BIT_PERIL_CLK_I2S2)\
+ | (CLK_EN << BIT_PERIL_CLK_I2S1)\
+ | (CLK_EN << BIT_PERIL_CLK_RESERVED0)\
+ | (CLK_EN << BIT_PERIL_CLK_SPI2)\
+ | (CLK_EN << BIT_PERIL_CLK_SPI1)\
+ | (CLK_EN << BIT_PERIL_CLK_SPI0)\
+ | (CLK_EN << BIT_PERIL_CLK_TSADC)\
+ | (CLK_EN << BIT_PERIL_CLK_I2CHDMI)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C7)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C6)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C5)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C4)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C3)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C2)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C1)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C0)\
+ | (CLK_EN << BIT_PERIL_CLK_RESERVED1)\
+ | (CLK_EN << BIT_PERIL_CLK_UART4)\
+ | (CLK_EN << BIT_PERIL_CLK_UART3)\
+ | (CLK_EN << BIT_PERIL_CLK_UART2)\
+ | (CLK_EN << BIT_PERIL_CLK_UART1)\
+ | (CLK_EN << BIT_PERIL_CLK_UART0))
+
+#define BIT_PERIR_CLK_TMU_APBIF 17
+#define BIT_PERIR_CLK_KEYIF 16
+#define BIT_PERIR_CLK_RTC 15
+#define BIT_PERIR_CLK_WDT 14
+#define BIT_PERIR_CLK_MCT 13
+#define BIT_PERIR_CLK_SECKEY 12
+#define BIT_PERIR_CLK_HDMI_CEC 11
+#define BIT_PERIR_CLK_TZPC5 10
+#define BIT_PERIR_CLK_TZPC4 9
+#define BIT_PERIR_CLK_TZPC3 8
+#define BIT_PERIR_CLK_TZPC2 7
+#define BIT_PERIR_CLK_TZPC1 6
+#define BIT_PERIR_CLK_TZPC0 5
+#define BIT_PERIR_CLK_CMU_DMCPART 4
+#define BIT_PERIR_CLK_RESERVED 3
+#define BIT_PERIR_CLK_CMU_APBIF 2
+#define BIT_PERIR_CLK_SYSREG 1
+#define BIT_PERIR_CLK_CHIP_ID 0
+#define CLK_GATE_IP_PERIR_ALL_EN ((CLK_EN << BIT_PERIR_CLK_TMU_APBIF)\
+ | (CLK_EN << BIT_PERIR_CLK_KEYIF)\
+ | (CLK_EN << BIT_PERIR_CLK_RTC)\
+ | (CLK_EN << BIT_PERIR_CLK_WDT)\
+ | (CLK_EN << BIT_PERIR_CLK_MCT)\
+ | (CLK_EN << BIT_PERIR_CLK_SECKEY)\
+ | (CLK_EN << BIT_PERIR_CLK_HDMI_CEC)\
+ | (CLK_EN << BIT_PERIR_CLK_TZPC5)\
+ | (CLK_EN << BIT_PERIR_CLK_TZPC4)\
+ | (CLK_EN << BIT_PERIR_CLK_TZPC3)\
+ | (CLK_EN << BIT_PERIR_CLK_TZPC2)\
+ | (CLK_EN << BIT_PERIR_CLK_TZPC1)\
+ | (CLK_EN << BIT_PERIR_CLK_TZPC0)\
+ | (CLK_EN << BIT_PERIR_CLK_CMU_DMCPART)\
+ | (CLK_EN << BIT_PERIR_CLK_RESERVED)\
+ | (CLK_EN << BIT_PERIR_CLK_CMU_APBIF)\
+ | (CLK_EN << BIT_PERIR_CLK_SYSREG)\
+ | (CLK_EN << BIT_PERIR_CLK_CHIP_ID))
+
+#define BIT_BLOCK_CLK_GPS 7
+#define BIT_BLOCK_CLK_RESERVED 6
+#define BIT_BLOCK_CLK_LCD1 5
+#define BIT_BLOCK_CLK_LCD0 4
+#define BIT_BLOCK_CLK_G3D 3
+#define BIT_BLOCK_CLK_MFC 2
+#define BIT_BLOCK_CLK_TV 1
+#define BIT_BLOCK_CLK_CAM 0
+#define CLK_GATE_IP_BLOCK_ALL_EN ((CLK_EN << BIT_BLOCK_CLK_GPS)\
+ | (CLK_EN << BIT_BLOCK_CLK_RESERVED)\
+ | (CLK_EN << BIT_BLOCK_CLK_LCD1)\
+ | (CLK_EN << BIT_BLOCK_CLK_LCD0)\
+ | (CLK_EN << BIT_BLOCK_CLK_G3D)\
+ | (CLK_EN << BIT_BLOCK_CLK_MFC)\
+ | (CLK_EN << BIT_BLOCK_CLK_TV)\
+ | (CLK_EN << BIT_BLOCK_CLK_CAM))
+
+/*
+ * GATE CAM : All block
+ * GATE VP : All block
+ * GATE MFC : All block
+ * GATE G3D : All block
+ * GATE IMAGE : All block
+ * GATE LCD0 : All block
+ * GATE LCD1 : All block
+ * GATE FSYS : Enable - PDMA0,1, SDMMC0,2, USBHOST, USBDEVICE, PPMUFILE
+ * GATE GPS : All block
+ * GATE PERI Left : All Enable, Block - SLIMBUS, SPDIF, AC97
+ * GATE PERI Right : All Enable, Block - KEYIF
+ * GATE Block : All block
+ */
+#define CLK_GATE_IP_CAM_VAL ~CLK_GATE_IP_CAM_ALL_EN
+#define CLK_GATE_IP_VP_VAL ~CLK_GATE_IP_VP_ALL_EN
+#define CLK_GATE_IP_MFC_VAL ~CLK_GATE_IP_MFC_ALL_EN
+#define CLK_GATE_IP_G3D_VAL ~CLK_GATE_IP_G3D_ALL_EN
+#define CLK_GATE_IP_IMAGE_VAL ~CLK_GATE_IP_IMAGE_ALL_EN
+#define CLK_GATE_IP_LCD0_VAL ~CLK_GATE_IP_LCD0_ALL_EN
+#define CLK_GATE_IP_LCD1_VAL ~CLK_GATE_IP_LCD1_ALL_EN
+#define CLK_GATE_IP_FSYS_VAL (~CLK_GATE_IP_FSYS_ALL_EN \
+ | (CLK_EN << BIT_FSYS_CLK_PPMUFILE)\
+ | (CLK_EN << BIT_FSYS_CLK_USBDEVICE)\
+ | (CLK_EN << BIT_FSYS_CLK_USBHOST)\
+ | (CLK_EN << BIT_FSYS_CLK_SDMMC2)\
+ | (CLK_EN << BIT_FSYS_CLK_SDMMC0)\
+ | (CLK_EN << BIT_FSYS_CLK_PDMA1)\
+ | (CLK_EN << BIT_FSYS_CLK_PDMA0))
+#define CLK_GATE_IP_GPS_VAL ~CLK_GATE_IP_GPS_ALL_EN
+#define CLK_GATE_IP_PERIL_VAL (CLK_GATE_IP_PERIL_ALL_EN \
+ & ~(CLK_EN << BIT_PERIL_CLK_AC97)\
+ & ~(CLK_EN << BIT_PERIL_CLK_SPDIF)\
+ & ~(CLK_EN << BIT_PERIL_CLK_SLIMBUS))
+#define CLK_GATE_IP_PERIR_VAL (CLK_GATE_IP_PERIR_ALL_EN \
+ & ~(CLK_EN << BIT_PERIR_CLK_KEYIF))
+#define CLK_GATE_IP_BLOCK_VAL ~CLK_GATE_IP_BLOCK_ALL_EN
+
+/* PS_HOLD: Data Hight, Output En */
+#define BIT_DAT 8
+#define BIT_EN 9
+#define EXYNOS4_PS_HOLD_CON_VAL (0x1 << BIT_DAT | 0x1 << BIT_EN)
+
+#endif
diff --git a/board/samsung/trats/trats.c b/board/samsung/trats/trats.c
new file mode 100644
index 0000000..8828a98
--- /dev/null
+++ b/board/samsung/trats/trats.c
@@ -0,0 +1,348 @@
+/*
+ * Copyright (C) 2011 Samsung Electronics
+ * Heungjun Kim <riverful.kim@samsung.com>
+ * Kyungmin Park <kyungmin.park@samsung.com>
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#include <common.h>
+#include <asm/io.h>
+#include <asm/arch/gpio.h>
+#include <asm/arch/mmc.h>
+#include <asm/arch/clock.h>
+#include <asm/arch/watchdog.h>
+#include <asm/arch/gpio.h>
+#include <asm/arch/power.h>
+#include <pmic.h>
+#include <usb/s3c_udc.h>
+#include <asm/arch/cpu.h>
+#include <max8998_pmic.h>
+
+#include "setup.h"
+
+DECLARE_GLOBAL_DATA_PTR;
+
+unsigned int board_rev;
+
+#ifdef CONFIG_REVISION_TAG
+u32 get_board_rev(void)
+{
+ return board_rev;
+}
+#endif
+
+static void check_hw_revision(void);
+static void pmic_reset(void);
+
+int board_init(void)
+{
+ gd->bd->bi_boot_params = PHYS_SDRAM_1 + 0x100;
+
+ check_hw_revision();
+ printf("HW Revision:\t0x%x\n", board_rev);
+
+#if defined(CONFIG_PMIC)
+ pmic_init();
+ pmic_reset();
+#endif
+
+ return 0;
+}
+
+int dram_init(void)
+{
+ gd->ram_size = get_ram_size((long *)PHYS_SDRAM_1, PHYS_SDRAM_1_SIZE) +
+ get_ram_size((long *)PHYS_SDRAM_2, PHYS_SDRAM_2_SIZE);
+
+ return 0;
+}
+
+void dram_init_banksize(void)
+{
+ gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
+ gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
+ gd->bd->bi_dram[1].start = PHYS_SDRAM_2;
+ gd->bd->bi_dram[1].size = PHYS_SDRAM_2_SIZE;
+}
+
+static unsigned int get_hw_revision(void)
+{
+ struct exynos4_gpio_part1 *gpio =
+ (struct exynos4_gpio_part1 *)samsung_get_base_gpio_part1();
+ int hwrev = 0;
+ int i;
+
+ /* hw_rev[3:0] == GPE1[3:0] */
+ for (i = 0; i < 4; i++) {
+ s5p_gpio_cfg_pin(&gpio->e1, i, GPIO_INPUT);
+ s5p_gpio_set_pull(&gpio->e1, i, GPIO_PULL_NONE);
+ }
+
+ udelay(1);
+
+ for (i = 0; i < 4; i++)
+ hwrev |= (s5p_gpio_get_value(&gpio->e1, i) << i);
+
+ debug("hwrev 0x%x\n", hwrev);
+
+ return hwrev;
+}
+
+static void check_hw_revision(void)
+{
+ int hwrev;
+
+ hwrev = get_hw_revision();
+
+ board_rev |= hwrev;
+}
+
+static void pmic_reset(void)
+{
+ struct exynos4_gpio_part2 *gpio =
+ (struct exynos4_gpio_part2 *)samsung_get_base_gpio_part2();
+
+ s5p_gpio_set_pull(&gpio->x2, 7, GPIO_PULL_NONE);
+ s5p_gpio_direction_output(&gpio->x2, 7, 1);
+}
+
+#ifdef CONFIG_DISPLAY_BOARDINFO
+int checkboard(void)
+{
+ puts("Board:\tTRATS\n");
+ return 0;
+}
+#endif
+
+#ifdef CONFIG_GENERIC_MMC
+int board_mmc_init(bd_t *bis)
+{
+ struct exynos4_gpio_part2 *gpio =
+ (struct exynos4_gpio_part2 *)samsung_get_base_gpio_part2();
+ int i, err;
+
+ /* eMMC_EN: SD_0_CDn: GPK0[2] Output High */
+ s5p_gpio_direction_output(&gpio->k0, 2, 1);
+ s5p_gpio_set_pull(&gpio->k0, 2, GPIO_PULL_NONE);
+
+ /*
+ * eMMC GPIO:
+ * SDR 8-bit at 48MHz at MMC0
+ * GPK0[0] SD_0_CLK(2)
+ * GPK0[1] SD_0_CMD(2)
+ * GPK0[2] SD_0_CDn -> Not used
+ * GPK0[3:6] SD_0_DATA[0:3](2)
+ * GPK1[3:6] SD_0_DATA[0:3](3)
+ *
+ * DDR 4-bit at 26MHz at MMC4
+ * GPK0[0] SD_4_CLK(3)
+ * GPK0[1] SD_4_CMD(3)
+ * GPK0[2] SD_4_CDn -> Not used
+ * GPK0[3:6] SD_4_DATA[0:3](3)
+ * GPK1[3:6] SD_4_DATA[4:7](4)
+ */
+ for (i = 0; i < 7; i++) {
+ if (i == 2)
+ continue;
+ /* GPK0[0:6] special function 2 */
+ s5p_gpio_cfg_pin(&gpio->k0, i, 0x2);
+ /* GPK0[0:6] pull disable */
+ s5p_gpio_set_pull(&gpio->k0, i, GPIO_PULL_NONE);
+ /* GPK0[0:6] drv 4x */
+ s5p_gpio_set_drv(&gpio->k0, i, GPIO_DRV_4X);
+ }
+
+ for (i = 3; i < 7; i++) {
+ /* GPK1[3:6] special function 3 */
+ s5p_gpio_cfg_pin(&gpio->k1, i, 0x3);
+ /* GPK1[3:6] pull disable */
+ s5p_gpio_set_pull(&gpio->k1, i, GPIO_PULL_NONE);
+ /* GPK1[3:6] drv 4x */
+ s5p_gpio_set_drv(&gpio->k1, i, GPIO_DRV_4X);
+ }
+
+ /*
+ * MMC device init
+ * mmc0 : eMMC (8-bit buswidth)
+ * mmc2 : SD card (4-bit buswidth)
+ */
+ err = s5p_mmc_init(0, 8);
+
+ /* T-flash detect */
+ s5p_gpio_cfg_pin(&gpio->x3, 4, 0xf);
+ s5p_gpio_set_pull(&gpio->x3, 4, GPIO_PULL_UP);
+
+ /*
+ * Check the T-flash detect pin
+ * GPX3[4] T-flash detect pin
+ */
+ if (!s5p_gpio_get_value(&gpio->x3, 4)) {
+ /*
+ * SD card GPIO:
+ * GPK2[0] SD_2_CLK(2)
+ * GPK2[1] SD_2_CMD(2)
+ * GPK2[2] SD_2_CDn -> Not used
+ * GPK2[3:6] SD_2_DATA[0:3](2)
+ */
+ for (i = 0; i < 7; i++) {
+ if (i == 2)
+ continue;
+ /* GPK2[0:6] special function 2 */
+ s5p_gpio_cfg_pin(&gpio->k2, i, 0x2);
+ /* GPK2[0:6] pull disable */
+ s5p_gpio_set_pull(&gpio->k2, i, GPIO_PULL_NONE);
+ /* GPK2[0:6] drv 4x */
+ s5p_gpio_set_drv(&gpio->k2, i, GPIO_DRV_4X);
+ }
+ err = s5p_mmc_init(2, 4);
+ }
+
+ return err;
+}
+#endif
+
+#ifdef CONFIG_USB_GADGET
+static int s5pc210_phy_control(int on)
+{
+ int ret = 0;
+ struct pmic *p = get_pmic();
+
+ if (pmic_probe(p))
+ return -1;
+
+ if (on) {
+ ret |= pmic_set_output(p,
+ MAX8998_REG_BUCK_ACTIVE_DISCHARGE3,
+ MAX8998_SAFEOUT1, LDO_ON);
+ ret |= pmic_set_output(p, MAX8998_REG_ONOFF1,
+ MAX8998_LDO3, LDO_ON);
+ ret |= pmic_set_output(p, MAX8998_REG_ONOFF2,
+ MAX8998_LDO8, LDO_ON);
+
+ } else {
+ ret |= pmic_set_output(p, MAX8998_REG_ONOFF2,
+ MAX8998_LDO8, LDO_OFF);
+ ret |= pmic_set_output(p, MAX8998_REG_ONOFF1,
+ MAX8998_LDO3, LDO_OFF);
+ ret |= pmic_set_output(p,
+ MAX8998_REG_BUCK_ACTIVE_DISCHARGE3,
+ MAX8998_SAFEOUT1, LDO_OFF);
+ }
+
+ if (ret) {
+ puts("MAX8998 LDO setting error!\n");
+ return -1;
+ }
+
+ return 0;
+}
+
+struct s3c_plat_otg_data s5pc210_otg_data = {
+ .phy_control = s5pc210_phy_control,
+ .regs_phy = EXYNOS4_USBPHY_BASE,
+ .regs_otg = EXYNOS4_USBOTG_BASE,
+ .usb_phy_ctrl = EXYNOS4_USBPHY_CONTROL,
+ .usb_flags = PHY0_SLEEP,
+};
+#endif
+
+static void board_clock_init(void)
+{
+ struct exynos4_clock *clk =
+ (struct exynos4_clock *)samsung_get_base_clock();
+
+ writel(CLK_SRC_CPU_VAL, (unsigned int)&clk->src_cpu);
+ writel(CLK_SRC_TOP0_VAL, (unsigned int)&clk->src_top0);
+ writel(CLK_SRC_FSYS_VAL, (unsigned int)&clk->src_fsys);
+ writel(CLK_SRC_PERIL0_VAL, (unsigned int)&clk->src_peril0);
+
+ writel(CLK_DIV_CPU0_VAL, (unsigned int)&clk->div_cpu0);
+ writel(CLK_DIV_CPU1_VAL, (unsigned int)&clk->div_cpu1);
+ writel(CLK_DIV_DMC0_VAL, (unsigned int)&clk->div_dmc0);
+ writel(CLK_DIV_DMC1_VAL, (unsigned int)&clk->div_dmc1);
+ writel(CLK_DIV_LEFTBUS_VAL, (unsigned int)&clk->div_leftbus);
+ writel(CLK_DIV_RIGHTBUS_VAL, (unsigned int)&clk->div_rightbus);
+ writel(CLK_DIV_TOP_VAL, (unsigned int)&clk->div_top);
+ writel(CLK_DIV_FSYS1_VAL, (unsigned int)&clk->div_fsys1);
+ writel(CLK_DIV_FSYS2_VAL, (unsigned int)&clk->div_fsys2);
+ writel(CLK_DIV_FSYS3_VAL, (unsigned int)&clk->div_fsys3);
+ writel(CLK_DIV_PERIL0_VAL, (unsigned int)&clk->div_peril0);
+
+ writel(PLL_LOCKTIME, (unsigned int)&clk->apll_lock);
+ writel(PLL_LOCKTIME, (unsigned int)&clk->mpll_lock);
+ writel(PLL_LOCKTIME, (unsigned int)&clk->epll_lock);
+ writel(PLL_LOCKTIME, (unsigned int)&clk->vpll_lock);
+ writel(APLL_CON1_VAL, (unsigned int)&clk->apll_con1);
+ writel(APLL_CON0_VAL, (unsigned int)&clk->apll_con0);
+ writel(MPLL_CON1_VAL, (unsigned int)&clk->mpll_con1);
+ writel(MPLL_CON0_VAL, (unsigned int)&clk->mpll_con0);
+ writel(EPLL_CON1_VAL, (unsigned int)&clk->epll_con1);
+ writel(EPLL_CON0_VAL, (unsigned int)&clk->epll_con0);
+ writel(VPLL_CON1_VAL, (unsigned int)&clk->vpll_con1);
+ writel(VPLL_CON0_VAL, (unsigned int)&clk->vpll_con0);
+
+ writel(CLK_GATE_IP_CAM_VAL, (unsigned int)&clk->gate_ip_cam);
+ writel(CLK_GATE_IP_VP_VAL, (unsigned int)&clk->gate_ip_tv);
+ writel(CLK_GATE_IP_MFC_VAL, (unsigned int)&clk->gate_ip_mfc);
+ writel(CLK_GATE_IP_G3D_VAL, (unsigned int)&clk->gate_ip_g3d);
+ writel(CLK_GATE_IP_IMAGE_VAL, (unsigned int)&clk->gate_ip_image);
+ writel(CLK_GATE_IP_LCD0_VAL, (unsigned int)&clk->gate_ip_lcd0);
+ writel(CLK_GATE_IP_LCD1_VAL, (unsigned int)&clk->gate_ip_lcd1);
+ writel(CLK_GATE_IP_FSYS_VAL, (unsigned int)&clk->gate_ip_fsys);
+ writel(CLK_GATE_IP_GPS_VAL, (unsigned int)&clk->gate_ip_gps);
+ writel(CLK_GATE_IP_PERIL_VAL, (unsigned int)&clk->gate_ip_peril);
+ writel(CLK_GATE_IP_PERIR_VAL, (unsigned int)&clk->gate_ip_perir);
+ writel(CLK_GATE_IP_BLOCK_VAL, (unsigned int)&clk->gate_block);
+}
+
+static void board_watchdog_disable(void)
+{
+ struct exynos4_watchdog *wd =
+ (struct exynos4_watchdog *)samsung_get_base_watchdog();
+
+ writel(~(WTCON_EN | WTCON_INT), (unsigned int)&wd->wtcon);
+}
+
+static void board_power_init(void)
+{
+ struct exynos4_power *pwr =
+ (struct exynos4_power *)samsung_get_base_power();
+
+ /* PS HOLD */
+ writel(EXYNOS4_PS_HOLD_CON_VAL, (unsigned int)&pwr->ps_hold_control);
+
+ /* Set power down */
+ writel(0, (unsigned int)&pwr->cam_configuration);
+ writel(0, (unsigned int)&pwr->tv_configuration);
+ writel(0, (unsigned int)&pwr->mfc_configuration);
+ writel(0, (unsigned int)&pwr->g3d_configuration);
+ writel(0, (unsigned int)&pwr->lcd1_configuration);
+ writel(0, (unsigned int)&pwr->gps_configuration);
+ writel(0, (unsigned int)&pwr->gps_alive_configuration);
+}
+
+void lowlevel_init(void)
+{
+ s5p_set_cpu_id(); /* For using Exynos's structures */
+
+ board_watchdog_disable();
+ board_clock_init();
+ board_power_init();
+}
diff --git a/boards.cfg b/boards.cfg
index 0b32532..eb83b3e 100644
--- a/boards.cfg
+++ b/boards.cfg
@@ -219,6 +219,7 @@ smdkc100 arm armv7 smdkc100 samsung
origen arm armv7 origen samsung exynos
s5pc210_universal arm armv7 universal_c210 samsung exynos
smdkv310 arm armv7 smdkv310 samsung exynos
+trats arm armv7 trats samsung exynos
harmony arm armv7 harmony nvidia tegra2
seaboard arm armv7 seaboard nvidia tegra2
ventana arm armv7 ventana nvidia tegra2
diff --git a/include/configs/trats.h b/include/configs/trats.h
new file mode 100644
index 0000000..d235745
--- /dev/null
+++ b/include/configs/trats.h
@@ -0,0 +1,216 @@
+/*
+ * Copyright (C) 2011 Samsung Electronics
+ * Heungjun Kim <riverful.kim@samsung.com>
+ *
+ * Configuation settings for the SAMSUNG TRATS (EXYNOS4210) board.
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#ifndef __CONFIG_H
+#define __CONFIG_H
+
+/*
+ * High Level Configuration Options
+ * (easy to change)
+ */
+#define CONFIG_SAMSUNG /* in a SAMSUNG core */
+#define CONFIG_S5P /* which is in a S5P Family */
+#define CONFIG_EXYNOS4210 /* which is in a EXYNOS4210 */
+#define CONFIG_TRATS /* working with TRATS */
+
+#include <asm/arch/cpu.h> /* get chip and board defs */
+
+#define CONFIG_ARCH_CPU_INIT
+#define CONFIG_DISPLAY_CPUINFO
+#define CONFIG_DISPLAY_BOARDINFO
+
+/* Keep L2 Cache Disabled */
+#define CONFIG_SYS_L2CACHE_OFF
+
+#define CONFIG_SYS_SDRAM_BASE 0x40000000
+#define CONFIG_SYS_TEXT_BASE 0x63300000
+
+/* input clock of PLL: TRATS has 24MHz input clock at EXYNOS4210 */
+#define CONFIG_SYS_CLK_FREQ_C210 24000000
+
+#define CONFIG_SETUP_MEMORY_TAGS
+#define CONFIG_CMDLINE_TAG
+#define CONFIG_INITRD_TAG
+#define CONFIG_REVISION_TAG
+#define CONFIG_CMDLINE_EDITING
+
+/* MACH_TYPE_TRATS macro will be removed once added to mach-types */
+#define MACH_TYPE_TRATS 3928
+#define CONFIG_MACH_TYPE MACH_TYPE_TRATS
+
+/* Size of malloc() pool */
+#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (1 << 20))
+
+/* select serial console configuration */
+#define CONFIG_SERIAL_MULTI
+#define CONFIG_SERIAL2 /* use SERIAL 2 */
+#define CONFIG_BAUDRATE 115200
+#define EXYNOS4_DEFAULT_UART_OFFSET 0x020000
+
+/* MMC */
+#define CONFIG_GENERIC_MMC
+#define CONFIG_MMC
+#define CONFIG_S5P_MMC
+
+/* PWM */
+#define CONFIG_PWM
+
+/* It should define before config_cmd_default.h */
+#define CONFIG_SYS_NO_FLASH
+
+/* Command definition */
+#include <config_cmd_default.h>
+
+#undef CONFIG_CMD_FPGA
+#undef CONFIG_CMD_MISC
+#undef CONFIG_CMD_NET
+#undef CONFIG_CMD_NFS
+#undef CONFIG_CMD_XIMG
+#define CONFIG_CMD_CACHE
+#define CONFIG_CMD_MMC
+
+#define CONFIG_BOOTDELAY 1
+#define CONFIG_ZERO_BOOTDELAY_CHECK
+
+#define CONFIG_BOOTARGS "Please use defined boot"
+#define CONFIG_BOOTCOMMAND "run mmcboot"
+#define CONFIG_DEFAULT_CONSOLE "console=ttySAC2,115200n8\0"
+
+#define CONFIG_BOOTBLOCK "10"
+
+#define CONFIG_ENV_COMMON_BOOT "${console} ${meminfo}"
+
+#define CONFIG_ENV_OVERWRITE
+#define CONFIG_SYS_CONSOLE_INFO_QUIET
+#define CONFIG_SYS_CONSOLE_IS_IN_ENV
+
+#define CONFIG_EXTRA_ENV_SETTINGS \
+ "bootk=" \
+ "run loaduimage; bootm 0x40007FC0\0" \
+ "updatemmc=" \
+ "mmc boot 0 1 1 1; mmc write 0 0x42008000 0 0x200;" \
+ "mmc boot 0 1 1 0\0" \
+ "updatebackup=" \
+ "mmc boot 0 1 1 2; mmc write 0 0x42100000 0 0x200;" \
+ "mmc boot 0 1 1 0\0" \
+ "updatebootb=" \
+ "mmc read 0 0x42100000 0x80 0x200; run updatebackup\0" \
+ "lpj=lpj=3981312\0" \
+ "nfsboot=" \
+ "set bootargs root=/dev/nfs rw " \
+ "nfsroot=${nfsroot},nolock,tcp " \
+ "ip=${ipaddr}:${serverip}:${gatewayip}:" \
+ "${netmask}:generic:usb0:off " CONFIG_ENV_COMMON_BOOT \
+ "; run bootk\0" \
+ "ramfsboot=" \
+ "set bootargs root=/dev/ram0 rw rootfstype=ext2 " \
+ "${console} ${meminfo} " \
+ "initrd=0x43000000,8M ramdisk=8192\0" \
+ "mmcboot=" \
+ "set bootargs root=/dev/mmcblk${mmcdev}p${mmcrootpart} " \
+ "${lpj} rootwait ${console} ${meminfo} ${opts} ${lcdinfo}; " \
+ "run loaduimage; bootm 0x40007FC0\0" \
+ "bootchart=set opts init=/sbin/bootchartd; run bootcmd\0" \
+ "boottrace=setenv opts initcall_debug; run bootcmd\0" \
+ "mmcoops=mmc read 0 0x40000000 0x40 8; md 0x40000000 0x400\0" \
+ "verify=n\0" \
+ "rootfstype=ext4\0" \
+ "console=" CONFIG_DEFAULT_CONSOLE \
+ "meminfo=crashkernel=32M at 0x50000000\0" \
+ "nfsroot=/nfsroot/arm\0" \
+ "bootblock=" CONFIG_BOOTBLOCK "\0" \
+ "mmcdev=0\0" \
+ "mmcbootpart=2\0" \
+ "mmcrootpart=3\0" \
+ "opts=always_resume=1"
+
+/* Miscellaneous configurable options */
+#define CONFIG_SYS_LONGHELP /* undef to save memory */
+#define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
+#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
+#define CONFIG_SYS_PROMPT "TRATS # "
+#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
+#define CONFIG_SYS_PBSIZE 384 /* Print Buffer Size */
+#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
+/* Boot Argument Buffer Size */
+#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
+/* memtest works on */
+#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
+#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x5000000)
+#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x4800000)
+
+#define CONFIG_SYS_HZ 1000
+
+/* valid baudrates */
+#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
+
+/* Stack sizes */
+#define CONFIG_STACKSIZE (256 << 10) /* regular stack 256KB */
+
+/* TRATS has 2 banks of DRAM */
+#define CONFIG_NR_DRAM_BANKS 2
+#define PHYS_SDRAM_1 CONFIG_SYS_SDRAM_BASE /* LDDDR2 DMC 0 */
+#define PHYS_SDRAM_1_SIZE (256 << 20) /* 256 MB in CS 0 */
+#define PHYS_SDRAM_2 0x50000000 /* LPDDR2 DMC 1 */
+#define PHYS_SDRAM_2_SIZE (256 << 20) /* 256 MB in CS 0 */
+
+#define CONFIG_SYS_MEM_TOP_HIDE (1 << 20) /* ram console */
+
+#define CONFIG_SYS_MONITOR_BASE 0x00000000
+#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 2 sectors */
+
+#define CONFIG_ENV_IS_IN_MMC
+#define CONFIG_SYS_MMC_ENV_DEV 0
+#define CONFIG_ENV_SIZE 4096
+#define CONFIG_ENV_OFFSET ((32 - 4) << 10)/* 32KiB - 4KiB */
+
+#define CONFIG_DOS_PARTITION
+
+#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_LOAD_ADDR - GENERATED_GBL_DATA_SIZE)
+
+#define CONFIG_SYS_CACHELINE_SIZE 32
+
+#include <asm/arch/gpio.h>
+/*
+ * I2C Settings
+ */
+#define CONFIG_SOFT_I2C_GPIO_SCL exynos4_gpio_part1_get_nr(b, 7)
+#define CONFIG_SOFT_I2C_GPIO_SDA exynos4_gpio_part1_get_nr(b, 6)
+
+#define CONFIG_SOFT_I2C
+#define CONFIG_SOFT_I2C_READ_REPEATED_START
+#define CONFIG_SYS_I2C_SPEED 50000
+#define CONFIG_I2C_MULTI_BUS
+#define CONFIG_SYS_MAX_I2C_BUS 7
+
+#define CONFIG_PMIC
+#define CONFIG_PMIC_I2C
+#define CONFIG_PMIC_MAX8998
+
+#define CONFIG_USB_GADGET
+#define CONFIG_USB_GADGET_S3C_UDC_OTG
+#define CONFIG_USB_GADGET_DUALSPEED
+
+#endif /* __CONFIG_H */
--
1.7.4.1
^ permalink raw reply related [flat|nested] 21+ messages in thread
* [U-Boot] [PATCH v3 RESEND] ARMV7: Exynos4: Add support for TRATS board
2012-01-11 5:19 ` [U-Boot] [PATCH v3 RESEND] " HeungJun, Kim
@ 2012-01-11 5:28 ` Kim, Heungjun
0 siblings, 0 replies; 21+ messages in thread
From: Kim, Heungjun @ 2012-01-11 5:28 UTC (permalink / raw)
To: u-boot
Hi all,
Please, ignore this mail. I missed something.
I send right v3 RESEND 3/3 patch. So, please check that.
Sorry to confuse.
Thanks and Regards,
Heungjun Kim
On 2012? 01? 11? 14:19, HeungJun, Kim wrote:
> This patch adds support for Samsung TRATS board
>
> Signed-off-by: HeungJun, Kim<riverful.kim@samsung.com>
> Signed-off-by: Kyungmin Park<kyungmin.park@samsung.com>
> ---
> Changes for RESEND since v3
> - Add prefix board_ for board functions
> - Rename setup.h from trats_setup.h
> - Remove *_OFFSET in setup.h
> - Remove GPIO and UART definitions in setup.h
>
> MAINTAINERS | 4 +
> board/samsung/trats/Makefile | 43 +++
> board/samsung/trats/setup.h | 617 ++++++++++++++++++++++++++++++++++++++++++
> board/samsung/trats/trats.c | 348 ++++++++++++++++++++++++
> boards.cfg | 1 +
> include/configs/trats.h | 216 +++++++++++++++
> 6 files changed, 1229 insertions(+), 0 deletions(-)
> create mode 100644 board/samsung/trats/Makefile
> create mode 100644 board/samsung/trats/setup.h
> create mode 100644 board/samsung/trats/trats.c
> create mode 100644 include/configs/trats.h
>
> diff --git a/MAINTAINERS b/MAINTAINERS
> index 4bf12b5..60314a6 100644
> --- a/MAINTAINERS
> +++ b/MAINTAINERS
> @@ -706,6 +706,10 @@ Chander Kashyap<k.chander@samsung.com>
> origen ARM ARMV7 (EXYNOS4210 SoC)
> SMDKV310 ARM ARMV7 (EXYNOS4210 SoC)
>
> +Heungjun Kim<riverful.kim@samsung.com>
> +
> + trats ARM ARMV7 (EXYNOS4210 SoC)
> +
> Torsten Koschorrek<koschorrek@synertronixx.de>
> scb9328 ARM920T (i.MXL)
>
> diff --git a/board/samsung/trats/Makefile b/board/samsung/trats/Makefile
> new file mode 100644
> index 0000000..d21883f
> --- /dev/null
> +++ b/board/samsung/trats/Makefile
> @@ -0,0 +1,43 @@
> +#
> +# Copyright (C) 2011 Samsung Electronics
> +# Heungjun Kim<riverful.kim@samsung.com>
> +#
> +# See file CREDITS for list of people who contributed to this
> +# project.
> +#
> +# This program is free software; you can redistribute it and/or
> +# modify it under the terms of the GNU General Public License as
> +# published by the Free Software Foundation; either version 2 of
> +# the License, or (at your option) any later version.
> +#
> +# This program is distributed in the hope that it will be useful,
> +# but WITHOUT ANY WARRANTY; without even the implied warranty of
> +# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
> +# GNU General Public License for more details.
> +#
> +# You should have received a copy of the GNU General Public License
> +# along with this program; if not, write to the Free Software
> +# Foundation, Inc., 59 Temple Place, Suite 330, Boston,
> +# MA 02111-1307 USA
> +#
> +
> +include $(TOPDIR)/config.mk
> +
> +LIB = $(obj)lib$(BOARD).o
> +
> +COBJS-y += trats.o
> +
> +SRCS := $(COBJS-y:.o=.c)
> +OBJS := $(addprefix $(obj),$(COBJS-y))
> +
> +$(LIB): $(obj).depend $(OBJS)
> + $(call cmd_link_o_target, $(OBJS))
> +
> +#########################################################################
> +
> +# defines $(obj).depend target
> +include $(SRCTREE)/rules.mk
> +
> +sinclude $(obj).depend
> +
> +#########################################################################
> diff --git a/board/samsung/trats/setup.h b/board/samsung/trats/setup.h
> new file mode 100644
> index 0000000..7520765
> --- /dev/null
> +++ b/board/samsung/trats/setup.h
> @@ -0,0 +1,617 @@
> +/*
> + * Machine Specific Values for TRATS board based on EXYNOS4210
> + *
> + * Copyright (C) 2011 Samsung Electronics
> + * Heungjun Kim<riverful.kim@samsung.com>
> + *
> + * See file CREDITS for list of people who contributed to this
> + * project.
> + *
> + * This program is free software; you can redistribute it and/or
> + * modify it under the terms of the GNU General Public License as
> + * published by the Free Software Foundation; either version 2 of
> + * the License, or (at your option) any later version.
> + *
> + * This program is distributed in the hope that it will be useful,
> + * but WITHOUT ANY WARRANTY; without even the implied warranty of
> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
> + * GNU General Public License for more details.
> + *
> + * You should have received a copy of the GNU General Public License
> + * along with this program; if not, write to the Free Software
> + * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
> + * MA 02111-1307 USA
> + */
> +
> +#ifndef _TRATS_SETUP_H
> +#define _TRATS_SETUP_H
> +
> +#include<config.h>
> +#include<version.h>
> +#include<asm/arch/cpu.h>
> +
> +/* CLK_SRC_CPU: APLL(1), MPLL(1), CORE(0), HPM(0) */
> +#define MUX_HPM_SEL_MOUTAPLL 0x0
> +#define MUX_HPM_SEL_SCLKMPLL 0x1
> +#define MUX_CORE_SEL_MOUTAPLL 0x0
> +#define MUX_CORE_SEL_SCLKMPLL 0x1
> +#define MUX_MPLL_SEL_FILPLL 0x0
> +#define MUX_MPLL_SEL_MOUTMPLLFOUT 0x1
> +#define MUX_APLL_SEL_FILPLL 0x0
> +#define MUX_APLL_SEL_MOUTMPLLFOUT 0x1
> +#define CLK_SRC_CPU_VAL ((MUX_HPM_SEL_MOUTAPLL<< 20) \
> + | (MUX_CORE_SEL_MOUTAPLL<< 16) \
> + | (MUX_MPLL_SEL_MOUTMPLLFOUT<< 8)\
> + | (MUX_APLL_SEL_MOUTMPLLFOUT<< 0))
> +
> +/* CLK_DIV_CPU0 */
> +#define APLL_RATIO 0x0
> +#define PCLK_DBG_RATIO 0x1
> +#define ATB_RATIO 0x3
> +#define PERIPH_RATIO 0x3
> +#define COREM1_RATIO 0x7
> +#define COREM0_RATIO 0x3
> +#define CORE_RATIO 0x0
> +#define CLK_DIV_CPU0_VAL ((APLL_RATIO<< 24) \
> + | (PCLK_DBG_RATIO<< 20) \
> + | (ATB_RATIO<< 16) \
> + | (PERIPH_RATIO<< 12) \
> + | (COREM1_RATIO<< 8) \
> + | (COREM0_RATIO<< 4) \
> + | (CORE_RATIO<< 0))
> +
> +/* CLK_DIV_CPU1 */
> +#define HPM_RATIO 0x0
> +#define COPY_RATIO 0x3
> +#define CLK_DIV_CPU1_VAL ((HPM_RATIO<< 4) | (COPY_RATIO))
> +
> +/* CLK_DIV_DMC0 */
> +#define CORE_TIMERS_RATIO 0x1
> +#define COPY2_RATIO 0x3
> +#define DMCP_RATIO 0x1
> +#define DMCD_RATIO 0x1
> +#define DMC_RATIO 0x1
> +#define DPHY_RATIO 0x1
> +#define ACP_PCLK_RATIO 0x1
> +#define ACP_RATIO 0x3
> +#define CLK_DIV_DMC0_VAL ((CORE_TIMERS_RATIO<< 28) \
> + | (COPY2_RATIO<< 24) \
> + | (DMCP_RATIO<< 20) \
> + | (DMCD_RATIO<< 16) \
> + | (DMC_RATIO<< 12) \
> + | (DPHY_RATIO<< 8) \
> + | (ACP_PCLK_RATIO<< 4) \
> + | (ACP_RATIO<< 0))
> +
> +/* CLK_DIV_DMC1 */
> +#define DPM_RATIO 0x1
> +#define DVSEM_RATIO 0x1
> +#define PWI_RATIO 0x1
> +#define CLK_DIV_DMC1_VAL ((DPM_RATIO<< 24) \
> + | (DVSEM_RATIO<< 16) \
> + | (PWI_RATIO<< 8))
> +
> +/* CLK_SRC_TOP0 */
> +#define MUX_ONENAND_SEL_ACLK_133 0x0
> +#define MUX_ONENAND_SEL_ACLK_160 0x1
> +#define MUX_ACLK_133_SEL_SCLKMPLL 0x0
> +#define MUX_ACLK_133_SEL_SCLKAPLL 0x1
> +#define MUX_ACLK_160_SEL_SCLKMPLL 0x0
> +#define MUX_ACLK_160_SEL_SCLKAPLL 0x1
> +#define MUX_ACLK_100_SEL_SCLKMPLL 0x0
> +#define MUX_ACLK_100_SEL_SCLKAPLL 0x1
> +#define MUX_ACLK_200_SEL_SCLKMPLL 0x0
> +#define MUX_ACLK_200_SEL_SCLKAPLL 0x1
> +#define MUX_VPLL_SEL_FINPLL 0x0
> +#define MUX_VPLL_SEL_FOUTVPLL 0x1
> +#define MUX_EPLL_SEL_FINPLL 0x0
> +#define MUX_EPLL_SEL_FOUTEPLL 0x1
> +#define MUX_ONENAND_1_SEL_MOUTONENAND 0x0
> +#define MUX_ONENAND_1_SEL_SCLKVPLL 0x1
> +#define CLK_SRC_TOP0_VAL ((MUX_ONENAND_SEL_ACLK_160<< 28) \
> + | (MUX_ACLK_133_SEL_SCLKMPLL<< 24) \
> + | (MUX_ACLK_160_SEL_SCLKMPLL<< 20) \
> + | (MUX_ACLK_100_SEL_SCLKMPLL<< 16) \
> + | (MUX_ACLK_200_SEL_SCLKMPLL<< 12) \
> + | (MUX_VPLL_SEL_FOUTVPLL<< 8) \
> + | (MUX_EPLL_SEL_FOUTEPLL<< 4) \
> + | (MUX_ONENAND_1_SEL_MOUTONENAND<< 0))
> +
> +/* CLK_DIV_TOP */
> +#define ONENAND_RATIO 0x0
> +#define ACLK_133_RATIO 0x5
> +#define ACLK_160_RATIO 0x4
> +#define ACLK_100_RATIO 0x7
> +#define ACLK_200_RATIO 0x3
> +#define CLK_DIV_TOP_VAL ((ONENAND_RATIO<< 16) \
> + | (ACLK_133_RATIO<< 12)\
> + | (ACLK_160_RATIO<< 8) \
> + | (ACLK_100_RATIO<< 4) \
> + | (ACLK_200_RATIO<< 0))
> +
> +/* CLK_DIV_LEFTBUS */
> +#define GPL_RATIO 0x1
> +#define GDL_RATIO 0x3
> +#define CLK_DIV_LEFTBUS_VAL ((GPL_RATIO<< 4) | (GDL_RATIO))
> +
> +/* CLK_DIV_RIGHTBUS */
> +#define GPR_RATIO 0x1
> +#define GDR_RATIO 0x3
> +#define CLK_DIV_RIGHTBUS_VAL ((GPR_RATIO<< 4) | (GDR_RATIO))
> +
> +/* CLK_SRS_FSYS: 6 = SCLKMPLL */
> +#define SATA_SEL_SCLKMPLL 0
> +#define SATA_SEL_SCLKAPLL 1
> +
> +#define MMC_SEL_XXTI 0
> +#define MMC_SEL_XUSBXTI 1
> +#define MMC_SEL_SCLK_HDMI24M 2
> +#define MMC_SEL_SCLK_USBPHY0 3
> +#define MMC_SEL_SCLK_USBPHY1 4
> +#define MMC_SEL_SCLK_HDMIPHY 5
> +#define MMC_SEL_SCLKMPLL 6
> +#define MMC_SEL_SCLKEPLL 7
> +#define MMC_SEL_SCLKVPLL 8
> +
> +#define MMCC0_SEL MMC_SEL_SCLKMPLL
> +#define MMCC1_SEL MMC_SEL_SCLKMPLL
> +#define MMCC2_SEL MMC_SEL_SCLKMPLL
> +#define MMCC3_SEL MMC_SEL_SCLKMPLL
> +#define MMCC4_SEL MMC_SEL_SCLKMPLL
> +#define CLK_SRC_FSYS_VAL ((SATA_SEL_SCLKMPLL<< 24) \
> + | (MMCC4_SEL<< 16) \
> + | (MMCC3_SEL<< 12) \
> + | (MMCC2_SEL<< 8) \
> + | (MMCC1_SEL<< 4) \
> + | (MMCC0_SEL<< 0))
> +
> +/* SCLK_MMC[0-4] = MOUTMMC[0-4]/(MMC[0-4]_RATIO + 1)/(MMC[0-4]_PRE_RATIO +1) */
> +/* CLK_DIV_FSYS1: 800(MPLL) / (15 + 1) */
> +#define MMC0_RATIO 0xF
> +#define MMC0_PRE_RATIO 0x0
> +#define MMC1_RATIO 0xF
> +#define MMC1_PRE_RATIO 0x0
> +#define CLK_DIV_FSYS1_VAL ((MMC1_PRE_RATIO<< 24) \
> + | (MMC1_RATIO<< 16) \
> + | (MMC0_PRE_RATIO<< 8) \
> + | (MMC0_RATIO<< 0))
> +
> +/* CLK_DIV_FSYS2: 800(MPLL) / (15 + 1) */
> +#define MMC2_RATIO 0xF
> +#define MMC2_PRE_RATIO 0x0
> +#define MMC3_RATIO 0xF
> +#define MMC3_PRE_RATIO 0x0
> +#define CLK_DIV_FSYS2_VAL ((MMC3_PRE_RATIO<< 24) \
> + | (MMC3_RATIO<< 16) \
> + | (MMC2_PRE_RATIO<< 8) \
> + | (MMC2_RATIO<< 0))
> +
> +/* CLK_DIV_FSYS3: 800(MPLL) / (15 + 1) */
> +#define MMC4_RATIO 0xF
> +#define MMC4_PRE_RATIO 0x0
> +#define CLK_DIV_FSYS3_VAL ((MMC4_PRE_RATIO<< 8) \
> + | (MMC4_RATIO<< 0))
> +
> +/* CLK_SRC_PERIL0 */
> +#define UART_SEL_XXTI 0
> +#define UART_SEL_XUSBXTI 1
> +#define UART_SEL_SCLK_HDMI24M 2
> +#define UART_SEL_SCLK_USBPHY0 3
> +#define UART_SEL_SCLK_USBPHY1 4
> +#define UART_SEL_SCLK_HDMIPHY 5
> +#define UART_SEL_SCLKMPLL 6
> +#define UART_SEL_SCLKEPLL 7
> +#define UART_SEL_SCLKVPLL 8
> +
> +#define UART0_SEL UART_SEL_SCLKMPLL
> +#define UART1_SEL UART_SEL_SCLKMPLL
> +#define UART2_SEL UART_SEL_SCLKMPLL
> +#define UART3_SEL UART_SEL_SCLKMPLL
> +#define UART4_SEL UART_SEL_SCLKMPLL
> +#define UART5_SEL UART_SEL_SCLKMPLL
> +#define CLK_SRC_PERIL0_VAL ((UART5_SEL<< 16) \
> + | (UART4_SEL<< 12) \
> + | (UART3_SEL<< 12) \
> + | (UART2_SEL<< 8) \
> + | (UART1_SEL<< 4) \
> + | (UART0_SEL<< 0))
> +
> +/* SCLK_UART[0-4] = MOUTUART[0-4] / (UART[0-4]_RATIO + 1) */
> +/* CLK_DIV_PERIL0 */
> +#define UART0_RATIO 7
> +#define UART1_RATIO 7
> +#define UART2_RATIO 7
> +#define UART3_RATIO 4
> +#define UART4_RATIO 7
> +#define UART5_RATIO 7
> +#define CLK_DIV_PERIL0_VAL ((UART5_RATIO<< 16) \
> + | (UART4_RATIO<< 12) \
> + | (UART3_RATIO<< 12) \
> + | (UART2_RATIO<< 8) \
> + | (UART1_RATIO<< 4) \
> + | (UART0_RATIO<< 0))
> +
> +/* Required period to generate a stable clock output */
> +/* PLL_LOCK_TIME */
> +#define PLL_LOCKTIME 0x1C20
> +
> +/* PLL Values */
> +#define DISABLE 0
> +#define ENABLE 1
> +#define SET_PLL(mdiv, pdiv, sdiv) ((ENABLE<< 31)\
> + | (mdiv<< 16) \
> + | (pdiv<< 8) \
> + | (sdiv<< 0))
> +
> +/* APLL_CON0: 800MHz */
> +#define APLL_MDIV 0xC8
> +#define APLL_PDIV 0x6
> +#define APLL_SDIV 0x1
> +#define APLL_CON0_VAL SET_PLL(APLL_MDIV, APLL_PDIV, APLL_SDIV)
> +
> +/* APLL_CON1 */
> +#define APLL_AFC_ENB 0x1
> +#define APLL_AFC 0x1C
> +#define APLL_CON1_VAL ((APLL_AFC_ENB<< 31) | (APLL_AFC<< 0))
> +
> +/* MPLL_CON0: 800MHz */
> +#define MPLL_MDIV 0xC8
> +#define MPLL_PDIV 0x6
> +#define MPLL_SDIV 0x1
> +#define MPLL_CON0_VAL SET_PLL(MPLL_MDIV, MPLL_PDIV, MPLL_SDIV)
> +
> +/* MPLL_CON1 */
> +#define MPLL_AFC_ENB 0x1
> +#define MPLL_AFC 0x1C
> +#define MPLL_CON1_VAL ((MPLL_AFC_ENB<< 31) | (MPLL_AFC<< 0))
> +
> +/* EPLL_CON0: 96MHz */
> +#define EPLL_MDIV 0x30
> +#define EPLL_PDIV 0x3
> +#define EPLL_SDIV 0x2
> +#define EPLL_CON0_VAL SET_PLL(EPLL_MDIV, EPLL_PDIV, EPLL_SDIV)
> +
> +/* EPLL_CON1 */
> +#define EPLL_K 0x0
> +#define EPLL_CON1_VAL (EPLL_K>> 0)
> +
> +/* VPLL_CON0: 108MHz */
> +#define VPLL_MDIV 0x35
> +#define VPLL_PDIV 0x3
> +#define VPLL_SDIV 0x2
> +#define VPLL_CON0_VAL SET_PLL(VPLL_MDIV, VPLL_PDIV, VPLL_SDIV)
> +
> +/* VPLL_CON1 */
> +#define VPLL_SSCG_EN DISABLE
> +#define VPLL_SEL_PF_DN_SPREAD 0x0
> +#define VPLL_MRR 0x11
> +#define VPLL_MFR 0x0
> +#define VPLL_K 0x400
> +#define VPLL_CON1_VAL ((VPLL_SSCG_EN<< 31)\
> + | (VPLL_SEL_PF_DN_SPREAD<< 29) \
> + | (VPLL_MRR<< 24) \
> + | (VPLL_MFR<< 16) \
> + | (VPLL_K<< 0))
> +
> +/* CLOCK GATE */
> +#define CLK_DIS 0x0
> +#define CLK_EN 0x1
> +
> +#define BIT_CAM_CLK_PIXELASYNCM1 18
> +#define BIT_CAM_CLK_PIXELASYNCM0 17
> +#define BIT_CAM_CLK_PPMUCAMIF 16
> +#define BIT_CAM_CLK_QEFIMC3 15
> +#define BIT_CAM_CLK_QEFIMC2 14
> +#define BIT_CAM_CLK_QEFIMC1 13
> +#define BIT_CAM_CLK_QEFIMC0 12
> +#define BIT_CAM_CLK_SMMUJPEG 11
> +#define BIT_CAM_CLK_SMMUFIMC3 10
> +#define BIT_CAM_CLK_SMMUFIMC2 9
> +#define BIT_CAM_CLK_SMMUFIMC1 8
> +#define BIT_CAM_CLK_SMMUFIMC0 7
> +#define BIT_CAM_CLK_JPEG 6
> +#define BIT_CAM_CLK_CSIS1 5
> +#define BIT_CAM_CLK_CSIS0 4
> +#define BIT_CAM_CLK_FIMC3 3
> +#define BIT_CAM_CLK_FIMC2 2
> +#define BIT_CAM_CLK_FIMC1 1
> +#define BIT_CAM_CLK_FIMC0 0
> +#define CLK_GATE_IP_CAM_ALL_EN ((CLK_EN<< BIT_CAM_CLK_PIXELASYNCM1)\
> + | (CLK_EN<< BIT_CAM_CLK_PIXELASYNCM0)\
> + | (CLK_EN<< BIT_CAM_CLK_PPMUCAMIF)\
> + | (CLK_EN<< BIT_CAM_CLK_QEFIMC3)\
> + | (CLK_EN<< BIT_CAM_CLK_QEFIMC2)\
> + | (CLK_EN<< BIT_CAM_CLK_QEFIMC1)\
> + | (CLK_EN<< BIT_CAM_CLK_QEFIMC0)\
> + | (CLK_EN<< BIT_CAM_CLK_SMMUJPEG)\
> + | (CLK_EN<< BIT_CAM_CLK_SMMUFIMC3)\
> + | (CLK_EN<< BIT_CAM_CLK_SMMUFIMC2)\
> + | (CLK_EN<< BIT_CAM_CLK_SMMUFIMC1)\
> + | (CLK_EN<< BIT_CAM_CLK_SMMUFIMC0)\
> + | (CLK_EN<< BIT_CAM_CLK_JPEG)\
> + | (CLK_EN<< BIT_CAM_CLK_CSIS1)\
> + | (CLK_EN<< BIT_CAM_CLK_CSIS0)\
> + | (CLK_EN<< BIT_CAM_CLK_FIMC3)\
> + | (CLK_EN<< BIT_CAM_CLK_FIMC2)\
> + | (CLK_EN<< BIT_CAM_CLK_FIMC1)\
> + | (CLK_EN<< BIT_CAM_CLK_FIMC0))
> +
> +#define BIT_VP_CLK_PPMUTV 5
> +#define BIT_VP_CLK_SMMUTV 4
> +#define BIT_VP_CLK_HDMI 3
> +#define BIT_VP_CLK_TVENC 2
> +#define BIT_VP_CLK_MIXER 1
> +#define BIT_VP_CLK_VP 0
> +#define CLK_GATE_IP_VP_ALL_EN ((CLK_EN<< BIT_VP_CLK_PPMUTV)\
> + | (CLK_EN<< BIT_VP_CLK_SMMUTV)\
> + | (CLK_EN<< BIT_VP_CLK_HDMI)\
> + | (CLK_EN<< BIT_VP_CLK_TVENC)\
> + | (CLK_EN<< BIT_VP_CLK_MIXER)\
> + | (CLK_EN<< BIT_VP_CLK_VP))
> +
> +#define BIT_MFC_CLK_PPMUMFC_R 4
> +#define BIT_MFC_CLK_PPMUMFC_L 3
> +#define BIT_MFC_CLK_SMMUMFC_R 2
> +#define BIT_MFC_CLK_SMMUMFC_L 1
> +#define BIT_MFC_CLK_MFC 0
> +#define CLK_GATE_IP_MFC_ALL_EN ((CLK_EN<< BIT_MFC_CLK_PPMUMFC_R)\
> + | (CLK_EN<< BIT_MFC_CLK_PPMUMFC_L)\
> + | (CLK_EN<< BIT_MFC_CLK_SMMUMFC_R)\
> + | (CLK_EN<< BIT_MFC_CLK_SMMUMFC_L)\
> + | (CLK_EN<< BIT_MFC_CLK_MFC))
> +
> +#define BIT_G3D_CLK_QEG3D 2
> +#define BIT_G3D_CLK_PPMUG3D 1
> +#define BIT_G3D_CLK_G3D 0
> +#define CLK_GATE_IP_G3D_ALL_EN ((CLK_EN<< BIT_G3D_CLK_QEG3D)\
> + | (CLK_EN<< BIT_G3D_CLK_PPMUG3D)\
> + | (CLK_EN<< BIT_G3D_CLK_G3D))
> +
> +#define BIT_IMAGE_CLK_PPMUIMAGE 9
> +#define BIT_IMAGE_CLK_QEMDMA 8
> +#define BIT_IMAGE_CLK_QEROTATOR 7
> +#define BIT_IMAGE_CLK_QEG2D 6
> +#define BIT_IMAGE_CLK_SMMUMDMA 5
> +#define BIT_IMAGE_CLK_SMMUROTATOR 4
> +#define BIT_IMAGE_CLK_SMMUG2D 3
> +#define BIT_IMAGE_CLK_MDMA 2
> +#define BIT_IMAGE_CLK_ROTATOR 1
> +#define BIT_IMAGE_CLK_G2D 0
> +#define CLK_GATE_IP_IMAGE_ALL_EN ((CLK_EN<< BIT_IMAGE_CLK_PPMUIMAGE)\
> + | (CLK_EN<< BIT_IMAGE_CLK_QEMDMA)\
> + | (CLK_EN<< BIT_IMAGE_CLK_QEROTATOR)\
> + | (CLK_EN<< BIT_IMAGE_CLK_QEG2D)\
> + | (CLK_EN<< BIT_IMAGE_CLK_SMMUMDMA)\
> + | (CLK_EN<< BIT_IMAGE_CLK_SMMUROTATOR)\
> + | (CLK_EN<< BIT_IMAGE_CLK_SMMUG2D)\
> + | (CLK_EN<< BIT_IMAGE_CLK_MDMA)\
> + | (CLK_EN<< BIT_IMAGE_CLK_ROTATOR)\
> + | (CLK_EN<< BIT_IMAGE_CLK_G2D))
> +
> +#define BIT_LCD0_CLK_PPMULCD0 5
> +#define BIT_LCD0_CLK_SMMUFIMD0 4
> +#define BIT_LCD0_CLK_DSIM0 3
> +#define BIT_LCD0_CLK_MDNIE0 2
> +#define BIT_LCD0_CLK_MIE0 1
> +#define BIT_LCD0_CLK_FIMD0 0
> +#define CLK_GATE_IP_LCD0_ALL_EN ((CLK_EN<< BIT_LCD0_CLK_PPMULCD0)\
> + | (CLK_EN<< BIT_LCD0_CLK_SMMUFIMD0)\
> + | (CLK_EN<< BIT_LCD0_CLK_DSIM0)\
> + | (CLK_EN<< BIT_LCD0_CLK_MDNIE0)\
> + | (CLK_EN<< BIT_LCD0_CLK_MIE0)\
> + | (CLK_EN<< BIT_LCD0_CLK_FIMD0))
> +
> +#define BIT_LCD1_CLK_PPMULCD1 5
> +#define BIT_LCD1_CLK_SMMUFIMD1 4
> +#define BIT_LCD1_CLK_DSIM1 3
> +#define BIT_LCD1_CLK_MDNIE1 2
> +#define BIT_LCD1_CLK_MIE1 1
> +#define BIT_LCD1_CLK_FIMD1 0
> +#define CLK_GATE_IP_LCD1_ALL_EN ((CLK_EN<< BIT_LCD1_CLK_PPMULCD1)\
> + | (CLK_EN<< BIT_LCD1_CLK_SMMUFIMD1)\
> + | (CLK_EN<< BIT_LCD1_CLK_DSIM1)\
> + | (CLK_EN<< BIT_LCD1_CLK_MDNIE1)\
> + | (CLK_EN<< BIT_LCD1_CLK_MIE1)\
> + | (CLK_EN<< BIT_LCD1_CLK_FIMD1))
> +
> +#define BIT_FSYS_CLK_SMMUPCIE 18
> +#define BIT_FSYS_CLK_PPMUFILE 17
> +#define BIT_FSYS_CLK_NFCON 16
> +#define BIT_FSYS_CLK_ONENAND 15
> +#define BIT_FSYS_CLK_PCIE 14
> +#define BIT_FSYS_CLK_USBDEVICE 13
> +#define BIT_FSYS_CLK_USBHOST 12
> +#define BIT_FSYS_CLK_SROMC 11
> +#define BIT_FSYS_CLK_SATA 10
> +#define BIT_FSYS_CLK_SDMMC4 9
> +#define BIT_FSYS_CLK_SDMMC3 8
> +#define BIT_FSYS_CLK_SDMMC2 7
> +#define BIT_FSYS_CLK_SDMMC1 6
> +#define BIT_FSYS_CLK_SDMMC0 5
> +#define BIT_FSYS_CLK_TSI 4
> +#define BIT_FSYS_CLK_SATAPHY 3
> +#define BIT_FSYS_CLK_PCIEPHY 2
> +#define BIT_FSYS_CLK_PDMA1 1
> +#define BIT_FSYS_CLK_PDMA0 0
> +#define CLK_GATE_IP_FSYS_ALL_EN ((CLK_EN<< BIT_FSYS_CLK_SMMUPCIE)\
> + | (CLK_EN<< BIT_FSYS_CLK_PPMUFILE)\
> + | (CLK_EN<< BIT_FSYS_CLK_NFCON)\
> + | (CLK_EN<< BIT_FSYS_CLK_ONENAND)\
> + | (CLK_EN<< BIT_FSYS_CLK_PCIE)\
> + | (CLK_EN<< BIT_FSYS_CLK_USBDEVICE)\
> + | (CLK_EN<< BIT_FSYS_CLK_USBHOST)\
> + | (CLK_EN<< BIT_FSYS_CLK_SROMC)\
> + | (CLK_EN<< BIT_FSYS_CLK_SATA)\
> + | (CLK_EN<< BIT_FSYS_CLK_SDMMC4)\
> + | (CLK_EN<< BIT_FSYS_CLK_SDMMC3)\
> + | (CLK_EN<< BIT_FSYS_CLK_SDMMC2)\
> + | (CLK_EN<< BIT_FSYS_CLK_SDMMC1)\
> + | (CLK_EN<< BIT_FSYS_CLK_SDMMC0)\
> + | (CLK_EN<< BIT_FSYS_CLK_TSI)\
> + | (CLK_EN<< BIT_FSYS_CLK_SATAPHY)\
> + | (CLK_EN<< BIT_FSYS_CLK_PCIEPHY)\
> + | (CLK_EN<< BIT_FSYS_CLK_PDMA1)\
> + | (CLK_EN<< BIT_FSYS_CLK_PDMA0))
> +
> +#define BIT_GPS_CLK_SMMUGPS 1
> +#define BIT_GPS_CLK_GPS 0
> +#define CLK_GATE_IP_GPS_ALL_EN ((CLK_EN<< BIT_GPS_CLK_SMMUGPS)\
> + | (CLK_EN<< BIT_GPS_CLK_GPS))
> +
> +#define BIT_PERIL_CLK_MODEMIF 28
> +#define BIT_PERIL_CLK_AC97 27
> +#define BIT_PERIL_CLK_SPDIF 26
> +#define BIT_PERIL_CLK_SLIMBUS 25
> +#define BIT_PERIL_CLK_PWM 24
> +#define BIT_PERIL_CLK_PCM2 23
> +#define BIT_PERIL_CLK_PCM1 22
> +#define BIT_PERIL_CLK_I2S2 21
> +#define BIT_PERIL_CLK_I2S1 20
> +#define BIT_PERIL_CLK_RESERVED0 19
> +#define BIT_PERIL_CLK_SPI2 18
> +#define BIT_PERIL_CLK_SPI1 17
> +#define BIT_PERIL_CLK_SPI0 16
> +#define BIT_PERIL_CLK_TSADC 15
> +#define BIT_PERIL_CLK_I2CHDMI 14
> +#define BIT_PERIL_CLK_I2C7 13
> +#define BIT_PERIL_CLK_I2C6 12
> +#define BIT_PERIL_CLK_I2C5 11
> +#define BIT_PERIL_CLK_I2C4 10
> +#define BIT_PERIL_CLK_I2C3 9
> +#define BIT_PERIL_CLK_I2C2 8
> +#define BIT_PERIL_CLK_I2C1 7
> +#define BIT_PERIL_CLK_I2C0 6
> +#define BIT_PERIL_CLK_RESERVED1 5
> +#define BIT_PERIL_CLK_UART4 4
> +#define BIT_PERIL_CLK_UART3 3
> +#define BIT_PERIL_CLK_UART2 2
> +#define BIT_PERIL_CLK_UART1 1
> +#define BIT_PERIL_CLK_UART0 0
> +#define CLK_GATE_IP_PERIL_ALL_EN ((CLK_EN<< BIT_PERIL_CLK_MODEMIF)\
> + | (CLK_EN<< BIT_PERIL_CLK_AC97)\
> + | (CLK_EN<< BIT_PERIL_CLK_SPDIF)\
> + | (CLK_EN<< BIT_PERIL_CLK_SLIMBUS)\
> + | (CLK_EN<< BIT_PERIL_CLK_PWM)\
> + | (CLK_EN<< BIT_PERIL_CLK_PCM2)\
> + | (CLK_EN<< BIT_PERIL_CLK_PCM1)\
> + | (CLK_EN<< BIT_PERIL_CLK_I2S2)\
> + | (CLK_EN<< BIT_PERIL_CLK_I2S1)\
> + | (CLK_EN<< BIT_PERIL_CLK_RESERVED0)\
> + | (CLK_EN<< BIT_PERIL_CLK_SPI2)\
> + | (CLK_EN<< BIT_PERIL_CLK_SPI1)\
> + | (CLK_EN<< BIT_PERIL_CLK_SPI0)\
> + | (CLK_EN<< BIT_PERIL_CLK_TSADC)\
> + | (CLK_EN<< BIT_PERIL_CLK_I2CHDMI)\
> + | (CLK_EN<< BIT_PERIL_CLK_I2C7)\
> + | (CLK_EN<< BIT_PERIL_CLK_I2C6)\
> + | (CLK_EN<< BIT_PERIL_CLK_I2C5)\
> + | (CLK_EN<< BIT_PERIL_CLK_I2C4)\
> + | (CLK_EN<< BIT_PERIL_CLK_I2C3)\
> + | (CLK_EN<< BIT_PERIL_CLK_I2C2)\
> + | (CLK_EN<< BIT_PERIL_CLK_I2C1)\
> + | (CLK_EN<< BIT_PERIL_CLK_I2C0)\
> + | (CLK_EN<< BIT_PERIL_CLK_RESERVED1)\
> + | (CLK_EN<< BIT_PERIL_CLK_UART4)\
> + | (CLK_EN<< BIT_PERIL_CLK_UART3)\
> + | (CLK_EN<< BIT_PERIL_CLK_UART2)\
> + | (CLK_EN<< BIT_PERIL_CLK_UART1)\
> + | (CLK_EN<< BIT_PERIL_CLK_UART0))
> +
> +#define BIT_PERIR_CLK_TMU_APBIF 17
> +#define BIT_PERIR_CLK_KEYIF 16
> +#define BIT_PERIR_CLK_RTC 15
> +#define BIT_PERIR_CLK_WDT 14
> +#define BIT_PERIR_CLK_MCT 13
> +#define BIT_PERIR_CLK_SECKEY 12
> +#define BIT_PERIR_CLK_HDMI_CEC 11
> +#define BIT_PERIR_CLK_TZPC5 10
> +#define BIT_PERIR_CLK_TZPC4 9
> +#define BIT_PERIR_CLK_TZPC3 8
> +#define BIT_PERIR_CLK_TZPC2 7
> +#define BIT_PERIR_CLK_TZPC1 6
> +#define BIT_PERIR_CLK_TZPC0 5
> +#define BIT_PERIR_CLK_CMU_DMCPART 4
> +#define BIT_PERIR_CLK_RESERVED 3
> +#define BIT_PERIR_CLK_CMU_APBIF 2
> +#define BIT_PERIR_CLK_SYSREG 1
> +#define BIT_PERIR_CLK_CHIP_ID 0
> +#define CLK_GATE_IP_PERIR_ALL_EN ((CLK_EN<< BIT_PERIR_CLK_TMU_APBIF)\
> + | (CLK_EN<< BIT_PERIR_CLK_KEYIF)\
> + | (CLK_EN<< BIT_PERIR_CLK_RTC)\
> + | (CLK_EN<< BIT_PERIR_CLK_WDT)\
> + | (CLK_EN<< BIT_PERIR_CLK_MCT)\
> + | (CLK_EN<< BIT_PERIR_CLK_SECKEY)\
> + | (CLK_EN<< BIT_PERIR_CLK_HDMI_CEC)\
> + | (CLK_EN<< BIT_PERIR_CLK_TZPC5)\
> + | (CLK_EN<< BIT_PERIR_CLK_TZPC4)\
> + | (CLK_EN<< BIT_PERIR_CLK_TZPC3)\
> + | (CLK_EN<< BIT_PERIR_CLK_TZPC2)\
> + | (CLK_EN<< BIT_PERIR_CLK_TZPC1)\
> + | (CLK_EN<< BIT_PERIR_CLK_TZPC0)\
> + | (CLK_EN<< BIT_PERIR_CLK_CMU_DMCPART)\
> + | (CLK_EN<< BIT_PERIR_CLK_RESERVED)\
> + | (CLK_EN<< BIT_PERIR_CLK_CMU_APBIF)\
> + | (CLK_EN<< BIT_PERIR_CLK_SYSREG)\
> + | (CLK_EN<< BIT_PERIR_CLK_CHIP_ID))
> +
> +#define BIT_BLOCK_CLK_GPS 7
> +#define BIT_BLOCK_CLK_RESERVED 6
> +#define BIT_BLOCK_CLK_LCD1 5
> +#define BIT_BLOCK_CLK_LCD0 4
> +#define BIT_BLOCK_CLK_G3D 3
> +#define BIT_BLOCK_CLK_MFC 2
> +#define BIT_BLOCK_CLK_TV 1
> +#define BIT_BLOCK_CLK_CAM 0
> +#define CLK_GATE_IP_BLOCK_ALL_EN ((CLK_EN<< BIT_BLOCK_CLK_GPS)\
> + | (CLK_EN<< BIT_BLOCK_CLK_RESERVED)\
> + | (CLK_EN<< BIT_BLOCK_CLK_LCD1)\
> + | (CLK_EN<< BIT_BLOCK_CLK_LCD0)\
> + | (CLK_EN<< BIT_BLOCK_CLK_G3D)\
> + | (CLK_EN<< BIT_BLOCK_CLK_MFC)\
> + | (CLK_EN<< BIT_BLOCK_CLK_TV)\
> + | (CLK_EN<< BIT_BLOCK_CLK_CAM))
> +
> +/*
> + * GATE CAM : All block
> + * GATE VP : All block
> + * GATE MFC : All block
> + * GATE G3D : All block
> + * GATE IMAGE : All block
> + * GATE LCD0 : All block
> + * GATE LCD1 : All block
> + * GATE FSYS : Enable - PDMA0,1, SDMMC0,2, USBHOST, USBDEVICE, PPMUFILE
> + * GATE GPS : All block
> + * GATE PERI Left : All Enable, Block - SLIMBUS, SPDIF, AC97
> + * GATE PERI Right : All Enable, Block - KEYIF
> + * GATE Block : All block
> + */
> +#define CLK_GATE_IP_CAM_VAL ~CLK_GATE_IP_CAM_ALL_EN
> +#define CLK_GATE_IP_VP_VAL ~CLK_GATE_IP_VP_ALL_EN
> +#define CLK_GATE_IP_MFC_VAL ~CLK_GATE_IP_MFC_ALL_EN
> +#define CLK_GATE_IP_G3D_VAL ~CLK_GATE_IP_G3D_ALL_EN
> +#define CLK_GATE_IP_IMAGE_VAL ~CLK_GATE_IP_IMAGE_ALL_EN
> +#define CLK_GATE_IP_LCD0_VAL ~CLK_GATE_IP_LCD0_ALL_EN
> +#define CLK_GATE_IP_LCD1_VAL ~CLK_GATE_IP_LCD1_ALL_EN
> +#define CLK_GATE_IP_FSYS_VAL (~CLK_GATE_IP_FSYS_ALL_EN \
> + | (CLK_EN<< BIT_FSYS_CLK_PPMUFILE)\
> + | (CLK_EN<< BIT_FSYS_CLK_USBDEVICE)\
> + | (CLK_EN<< BIT_FSYS_CLK_USBHOST)\
> + | (CLK_EN<< BIT_FSYS_CLK_SDMMC2)\
> + | (CLK_EN<< BIT_FSYS_CLK_SDMMC0)\
> + | (CLK_EN<< BIT_FSYS_CLK_PDMA1)\
> + | (CLK_EN<< BIT_FSYS_CLK_PDMA0))
> +#define CLK_GATE_IP_GPS_VAL ~CLK_GATE_IP_GPS_ALL_EN
> +#define CLK_GATE_IP_PERIL_VAL (CLK_GATE_IP_PERIL_ALL_EN \
> + & (CLK_DIS<< BIT_PERIL_CLK_AC97)\
> + & (CLK_DIS<< BIT_PERIL_CLK_SPDIF)\
> + & (CLK_DIS<< BIT_PERIL_CLK_SLIMBUS))
> +#define CLK_GATE_IP_PERIR_VAL (CLK_GATE_IP_PERIR_ALL_EN \
> + & (CLK_DIS<< BIT_PERIR_CLK_KEYIF))
> +#define CLK_GATE_IP_BLOCK_VAL ~CLK_GATE_IP_BLOCK_ALL_EN
> +
> +/* PS_HOLD: Data Hight, Output En */
> +#define BIT_DAT 8
> +#define BIT_EN 9
> +#define EXYNOS4_PS_HOLD_CON_VAL (0x1<< BIT_DAT | 0x1<< BIT_EN)
> +
> +#endif
> diff --git a/board/samsung/trats/trats.c b/board/samsung/trats/trats.c
> new file mode 100644
> index 0000000..8828a98
> --- /dev/null
> +++ b/board/samsung/trats/trats.c
> @@ -0,0 +1,348 @@
> +/*
> + * Copyright (C) 2011 Samsung Electronics
> + * Heungjun Kim<riverful.kim@samsung.com>
> + * Kyungmin Park<kyungmin.park@samsung.com>
> + *
> + * See file CREDITS for list of people who contributed to this
> + * project.
> + *
> + * This program is free software; you can redistribute it and/or
> + * modify it under the terms of the GNU General Public License as
> + * published by the Free Software Foundation; either version 2 of
> + * the License, or (at your option) any later version.
> + *
> + * This program is distributed in the hope that it will be useful,
> + * but WITHOUT ANY WARRANTY; without even the implied warranty of
> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
> + * GNU General Public License for more details.
> + *
> + * You should have received a copy of the GNU General Public License
> + * along with this program; if not, write to the Free Software
> + * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
> + * MA 02111-1307 USA
> + */
> +
> +#include<common.h>
> +#include<asm/io.h>
> +#include<asm/arch/gpio.h>
> +#include<asm/arch/mmc.h>
> +#include<asm/arch/clock.h>
> +#include<asm/arch/watchdog.h>
> +#include<asm/arch/gpio.h>
> +#include<asm/arch/power.h>
> +#include<pmic.h>
> +#include<usb/s3c_udc.h>
> +#include<asm/arch/cpu.h>
> +#include<max8998_pmic.h>
> +
> +#include "setup.h"
> +
> +DECLARE_GLOBAL_DATA_PTR;
> +
> +unsigned int board_rev;
> +
> +#ifdef CONFIG_REVISION_TAG
> +u32 get_board_rev(void)
> +{
> + return board_rev;
> +}
> +#endif
> +
> +static void check_hw_revision(void);
> +static void pmic_reset(void);
> +
> +int board_init(void)
> +{
> + gd->bd->bi_boot_params = PHYS_SDRAM_1 + 0x100;
> +
> + check_hw_revision();
> + printf("HW Revision:\t0x%x\n", board_rev);
> +
> +#if defined(CONFIG_PMIC)
> + pmic_init();
> + pmic_reset();
> +#endif
> +
> + return 0;
> +}
> +
> +int dram_init(void)
> +{
> + gd->ram_size = get_ram_size((long *)PHYS_SDRAM_1, PHYS_SDRAM_1_SIZE) +
> + get_ram_size((long *)PHYS_SDRAM_2, PHYS_SDRAM_2_SIZE);
> +
> + return 0;
> +}
> +
> +void dram_init_banksize(void)
> +{
> + gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
> + gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
> + gd->bd->bi_dram[1].start = PHYS_SDRAM_2;
> + gd->bd->bi_dram[1].size = PHYS_SDRAM_2_SIZE;
> +}
> +
> +static unsigned int get_hw_revision(void)
> +{
> + struct exynos4_gpio_part1 *gpio =
> + (struct exynos4_gpio_part1 *)samsung_get_base_gpio_part1();
> + int hwrev = 0;
> + int i;
> +
> + /* hw_rev[3:0] == GPE1[3:0] */
> + for (i = 0; i< 4; i++) {
> + s5p_gpio_cfg_pin(&gpio->e1, i, GPIO_INPUT);
> + s5p_gpio_set_pull(&gpio->e1, i, GPIO_PULL_NONE);
> + }
> +
> + udelay(1);
> +
> + for (i = 0; i< 4; i++)
> + hwrev |= (s5p_gpio_get_value(&gpio->e1, i)<< i);
> +
> + debug("hwrev 0x%x\n", hwrev);
> +
> + return hwrev;
> +}
> +
> +static void check_hw_revision(void)
> +{
> + int hwrev;
> +
> + hwrev = get_hw_revision();
> +
> + board_rev |= hwrev;
> +}
> +
> +static void pmic_reset(void)
> +{
> + struct exynos4_gpio_part2 *gpio =
> + (struct exynos4_gpio_part2 *)samsung_get_base_gpio_part2();
> +
> + s5p_gpio_set_pull(&gpio->x2, 7, GPIO_PULL_NONE);
> + s5p_gpio_direction_output(&gpio->x2, 7, 1);
> +}
> +
> +#ifdef CONFIG_DISPLAY_BOARDINFO
> +int checkboard(void)
> +{
> + puts("Board:\tTRATS\n");
> + return 0;
> +}
> +#endif
> +
> +#ifdef CONFIG_GENERIC_MMC
> +int board_mmc_init(bd_t *bis)
> +{
> + struct exynos4_gpio_part2 *gpio =
> + (struct exynos4_gpio_part2 *)samsung_get_base_gpio_part2();
> + int i, err;
> +
> + /* eMMC_EN: SD_0_CDn: GPK0[2] Output High */
> + s5p_gpio_direction_output(&gpio->k0, 2, 1);
> + s5p_gpio_set_pull(&gpio->k0, 2, GPIO_PULL_NONE);
> +
> + /*
> + * eMMC GPIO:
> + * SDR 8-bit at 48MHz at MMC0
> + * GPK0[0] SD_0_CLK(2)
> + * GPK0[1] SD_0_CMD(2)
> + * GPK0[2] SD_0_CDn -> Not used
> + * GPK0[3:6] SD_0_DATA[0:3](2)
> + * GPK1[3:6] SD_0_DATA[0:3](3)
> + *
> + * DDR 4-bit at 26MHz at MMC4
> + * GPK0[0] SD_4_CLK(3)
> + * GPK0[1] SD_4_CMD(3)
> + * GPK0[2] SD_4_CDn -> Not used
> + * GPK0[3:6] SD_4_DATA[0:3](3)
> + * GPK1[3:6] SD_4_DATA[4:7](4)
> + */
> + for (i = 0; i< 7; i++) {
> + if (i == 2)
> + continue;
> + /* GPK0[0:6] special function 2 */
> + s5p_gpio_cfg_pin(&gpio->k0, i, 0x2);
> + /* GPK0[0:6] pull disable */
> + s5p_gpio_set_pull(&gpio->k0, i, GPIO_PULL_NONE);
> + /* GPK0[0:6] drv 4x */
> + s5p_gpio_set_drv(&gpio->k0, i, GPIO_DRV_4X);
> + }
> +
> + for (i = 3; i< 7; i++) {
> + /* GPK1[3:6] special function 3 */
> + s5p_gpio_cfg_pin(&gpio->k1, i, 0x3);
> + /* GPK1[3:6] pull disable */
> + s5p_gpio_set_pull(&gpio->k1, i, GPIO_PULL_NONE);
> + /* GPK1[3:6] drv 4x */
> + s5p_gpio_set_drv(&gpio->k1, i, GPIO_DRV_4X);
> + }
> +
> + /*
> + * MMC device init
> + * mmc0 : eMMC (8-bit buswidth)
> + * mmc2 : SD card (4-bit buswidth)
> + */
> + err = s5p_mmc_init(0, 8);
> +
> + /* T-flash detect */
> + s5p_gpio_cfg_pin(&gpio->x3, 4, 0xf);
> + s5p_gpio_set_pull(&gpio->x3, 4, GPIO_PULL_UP);
> +
> + /*
> + * Check the T-flash detect pin
> + * GPX3[4] T-flash detect pin
> + */
> + if (!s5p_gpio_get_value(&gpio->x3, 4)) {
> + /*
> + * SD card GPIO:
> + * GPK2[0] SD_2_CLK(2)
> + * GPK2[1] SD_2_CMD(2)
> + * GPK2[2] SD_2_CDn -> Not used
> + * GPK2[3:6] SD_2_DATA[0:3](2)
> + */
> + for (i = 0; i< 7; i++) {
> + if (i == 2)
> + continue;
> + /* GPK2[0:6] special function 2 */
> + s5p_gpio_cfg_pin(&gpio->k2, i, 0x2);
> + /* GPK2[0:6] pull disable */
> + s5p_gpio_set_pull(&gpio->k2, i, GPIO_PULL_NONE);
> + /* GPK2[0:6] drv 4x */
> + s5p_gpio_set_drv(&gpio->k2, i, GPIO_DRV_4X);
> + }
> + err = s5p_mmc_init(2, 4);
> + }
> +
> + return err;
> +}
> +#endif
> +
> +#ifdef CONFIG_USB_GADGET
> +static int s5pc210_phy_control(int on)
> +{
> + int ret = 0;
> + struct pmic *p = get_pmic();
> +
> + if (pmic_probe(p))
> + return -1;
> +
> + if (on) {
> + ret |= pmic_set_output(p,
> + MAX8998_REG_BUCK_ACTIVE_DISCHARGE3,
> + MAX8998_SAFEOUT1, LDO_ON);
> + ret |= pmic_set_output(p, MAX8998_REG_ONOFF1,
> + MAX8998_LDO3, LDO_ON);
> + ret |= pmic_set_output(p, MAX8998_REG_ONOFF2,
> + MAX8998_LDO8, LDO_ON);
> +
> + } else {
> + ret |= pmic_set_output(p, MAX8998_REG_ONOFF2,
> + MAX8998_LDO8, LDO_OFF);
> + ret |= pmic_set_output(p, MAX8998_REG_ONOFF1,
> + MAX8998_LDO3, LDO_OFF);
> + ret |= pmic_set_output(p,
> + MAX8998_REG_BUCK_ACTIVE_DISCHARGE3,
> + MAX8998_SAFEOUT1, LDO_OFF);
> + }
> +
> + if (ret) {
> + puts("MAX8998 LDO setting error!\n");
> + return -1;
> + }
> +
> + return 0;
> +}
> +
> +struct s3c_plat_otg_data s5pc210_otg_data = {
> + .phy_control = s5pc210_phy_control,
> + .regs_phy = EXYNOS4_USBPHY_BASE,
> + .regs_otg = EXYNOS4_USBOTG_BASE,
> + .usb_phy_ctrl = EXYNOS4_USBPHY_CONTROL,
> + .usb_flags = PHY0_SLEEP,
> +};
> +#endif
> +
> +static void board_clock_init(void)
> +{
> + struct exynos4_clock *clk =
> + (struct exynos4_clock *)samsung_get_base_clock();
> +
> + writel(CLK_SRC_CPU_VAL, (unsigned int)&clk->src_cpu);
> + writel(CLK_SRC_TOP0_VAL, (unsigned int)&clk->src_top0);
> + writel(CLK_SRC_FSYS_VAL, (unsigned int)&clk->src_fsys);
> + writel(CLK_SRC_PERIL0_VAL, (unsigned int)&clk->src_peril0);
> +
> + writel(CLK_DIV_CPU0_VAL, (unsigned int)&clk->div_cpu0);
> + writel(CLK_DIV_CPU1_VAL, (unsigned int)&clk->div_cpu1);
> + writel(CLK_DIV_DMC0_VAL, (unsigned int)&clk->div_dmc0);
> + writel(CLK_DIV_DMC1_VAL, (unsigned int)&clk->div_dmc1);
> + writel(CLK_DIV_LEFTBUS_VAL, (unsigned int)&clk->div_leftbus);
> + writel(CLK_DIV_RIGHTBUS_VAL, (unsigned int)&clk->div_rightbus);
> + writel(CLK_DIV_TOP_VAL, (unsigned int)&clk->div_top);
> + writel(CLK_DIV_FSYS1_VAL, (unsigned int)&clk->div_fsys1);
> + writel(CLK_DIV_FSYS2_VAL, (unsigned int)&clk->div_fsys2);
> + writel(CLK_DIV_FSYS3_VAL, (unsigned int)&clk->div_fsys3);
> + writel(CLK_DIV_PERIL0_VAL, (unsigned int)&clk->div_peril0);
> +
> + writel(PLL_LOCKTIME, (unsigned int)&clk->apll_lock);
> + writel(PLL_LOCKTIME, (unsigned int)&clk->mpll_lock);
> + writel(PLL_LOCKTIME, (unsigned int)&clk->epll_lock);
> + writel(PLL_LOCKTIME, (unsigned int)&clk->vpll_lock);
> + writel(APLL_CON1_VAL, (unsigned int)&clk->apll_con1);
> + writel(APLL_CON0_VAL, (unsigned int)&clk->apll_con0);
> + writel(MPLL_CON1_VAL, (unsigned int)&clk->mpll_con1);
> + writel(MPLL_CON0_VAL, (unsigned int)&clk->mpll_con0);
> + writel(EPLL_CON1_VAL, (unsigned int)&clk->epll_con1);
> + writel(EPLL_CON0_VAL, (unsigned int)&clk->epll_con0);
> + writel(VPLL_CON1_VAL, (unsigned int)&clk->vpll_con1);
> + writel(VPLL_CON0_VAL, (unsigned int)&clk->vpll_con0);
> +
> + writel(CLK_GATE_IP_CAM_VAL, (unsigned int)&clk->gate_ip_cam);
> + writel(CLK_GATE_IP_VP_VAL, (unsigned int)&clk->gate_ip_tv);
> + writel(CLK_GATE_IP_MFC_VAL, (unsigned int)&clk->gate_ip_mfc);
> + writel(CLK_GATE_IP_G3D_VAL, (unsigned int)&clk->gate_ip_g3d);
> + writel(CLK_GATE_IP_IMAGE_VAL, (unsigned int)&clk->gate_ip_image);
> + writel(CLK_GATE_IP_LCD0_VAL, (unsigned int)&clk->gate_ip_lcd0);
> + writel(CLK_GATE_IP_LCD1_VAL, (unsigned int)&clk->gate_ip_lcd1);
> + writel(CLK_GATE_IP_FSYS_VAL, (unsigned int)&clk->gate_ip_fsys);
> + writel(CLK_GATE_IP_GPS_VAL, (unsigned int)&clk->gate_ip_gps);
> + writel(CLK_GATE_IP_PERIL_VAL, (unsigned int)&clk->gate_ip_peril);
> + writel(CLK_GATE_IP_PERIR_VAL, (unsigned int)&clk->gate_ip_perir);
> + writel(CLK_GATE_IP_BLOCK_VAL, (unsigned int)&clk->gate_block);
> +}
> +
> +static void board_watchdog_disable(void)
> +{
> + struct exynos4_watchdog *wd =
> + (struct exynos4_watchdog *)samsung_get_base_watchdog();
> +
> + writel(~(WTCON_EN | WTCON_INT), (unsigned int)&wd->wtcon);
> +}
> +
> +static void board_power_init(void)
> +{
> + struct exynos4_power *pwr =
> + (struct exynos4_power *)samsung_get_base_power();
> +
> + /* PS HOLD */
> + writel(EXYNOS4_PS_HOLD_CON_VAL, (unsigned int)&pwr->ps_hold_control);
> +
> + /* Set power down */
> + writel(0, (unsigned int)&pwr->cam_configuration);
> + writel(0, (unsigned int)&pwr->tv_configuration);
> + writel(0, (unsigned int)&pwr->mfc_configuration);
> + writel(0, (unsigned int)&pwr->g3d_configuration);
> + writel(0, (unsigned int)&pwr->lcd1_configuration);
> + writel(0, (unsigned int)&pwr->gps_configuration);
> + writel(0, (unsigned int)&pwr->gps_alive_configuration);
> +}
> +
> +void lowlevel_init(void)
> +{
> + s5p_set_cpu_id(); /* For using Exynos's structures */
> +
> + board_watchdog_disable();
> + board_clock_init();
> + board_power_init();
> +}
> diff --git a/boards.cfg b/boards.cfg
> index 0b32532..eb83b3e 100644
> --- a/boards.cfg
> +++ b/boards.cfg
> @@ -219,6 +219,7 @@ smdkc100 arm armv7 smdkc100 samsung
> origen arm armv7 origen samsung exynos
> s5pc210_universal arm armv7 universal_c210 samsung exynos
> smdkv310 arm armv7 smdkv310 samsung exynos
> +trats arm armv7 trats samsung exynos
> harmony arm armv7 harmony nvidia tegra2
> seaboard arm armv7 seaboard nvidia tegra2
> ventana arm armv7 ventana nvidia tegra2
> diff --git a/include/configs/trats.h b/include/configs/trats.h
> new file mode 100644
> index 0000000..d235745
> --- /dev/null
> +++ b/include/configs/trats.h
> @@ -0,0 +1,216 @@
> +/*
> + * Copyright (C) 2011 Samsung Electronics
> + * Heungjun Kim<riverful.kim@samsung.com>
> + *
> + * Configuation settings for the SAMSUNG TRATS (EXYNOS4210) board.
> + *
> + * See file CREDITS for list of people who contributed to this
> + * project.
> + *
> + * This program is free software; you can redistribute it and/or
> + * modify it under the terms of the GNU General Public License as
> + * published by the Free Software Foundation; either version 2 of
> + * the License, or (at your option) any later version.
> + *
> + * This program is distributed in the hope that it will be useful,
> + * but WITHOUT ANY WARRANTY; without even the implied warranty of
> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
> + * GNU General Public License for more details.
> + *
> + * You should have received a copy of the GNU General Public License
> + * along with this program; if not, write to the Free Software
> + * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
> + * MA 02111-1307 USA
> + */
> +
> +#ifndef __CONFIG_H
> +#define __CONFIG_H
> +
> +/*
> + * High Level Configuration Options
> + * (easy to change)
> + */
> +#define CONFIG_SAMSUNG /* in a SAMSUNG core */
> +#define CONFIG_S5P /* which is in a S5P Family */
> +#define CONFIG_EXYNOS4210 /* which is in a EXYNOS4210 */
> +#define CONFIG_TRATS /* working with TRATS */
> +
> +#include<asm/arch/cpu.h> /* get chip and board defs */
> +
> +#define CONFIG_ARCH_CPU_INIT
> +#define CONFIG_DISPLAY_CPUINFO
> +#define CONFIG_DISPLAY_BOARDINFO
> +
> +/* Keep L2 Cache Disabled */
> +#define CONFIG_SYS_L2CACHE_OFF
> +
> +#define CONFIG_SYS_SDRAM_BASE 0x40000000
> +#define CONFIG_SYS_TEXT_BASE 0x63300000
> +
> +/* input clock of PLL: TRATS has 24MHz input clock at EXYNOS4210 */
> +#define CONFIG_SYS_CLK_FREQ_C210 24000000
> +
> +#define CONFIG_SETUP_MEMORY_TAGS
> +#define CONFIG_CMDLINE_TAG
> +#define CONFIG_INITRD_TAG
> +#define CONFIG_REVISION_TAG
> +#define CONFIG_CMDLINE_EDITING
> +
> +/* MACH_TYPE_TRATS macro will be removed once added to mach-types */
> +#define MACH_TYPE_TRATS 3928
> +#define CONFIG_MACH_TYPE MACH_TYPE_TRATS
> +
> +/* Size of malloc() pool */
> +#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (1<< 20))
> +
> +/* select serial console configuration */
> +#define CONFIG_SERIAL_MULTI
> +#define CONFIG_SERIAL2 /* use SERIAL 2 */
> +#define CONFIG_BAUDRATE 115200
> +#define EXYNOS4_DEFAULT_UART_OFFSET 0x020000
> +
> +/* MMC */
> +#define CONFIG_GENERIC_MMC
> +#define CONFIG_MMC
> +#define CONFIG_S5P_MMC
> +
> +/* PWM */
> +#define CONFIG_PWM
> +
> +/* It should define before config_cmd_default.h */
> +#define CONFIG_SYS_NO_FLASH
> +
> +/* Command definition */
> +#include<config_cmd_default.h>
> +
> +#undef CONFIG_CMD_FPGA
> +#undef CONFIG_CMD_MISC
> +#undef CONFIG_CMD_NET
> +#undef CONFIG_CMD_NFS
> +#undef CONFIG_CMD_XIMG
> +#define CONFIG_CMD_CACHE
> +#define CONFIG_CMD_MMC
> +
> +#define CONFIG_BOOTDELAY 1
> +#define CONFIG_ZERO_BOOTDELAY_CHECK
> +
> +#define CONFIG_BOOTARGS "Please use defined boot"
> +#define CONFIG_BOOTCOMMAND "run mmcboot"
> +#define CONFIG_DEFAULT_CONSOLE "console=ttySAC2,115200n8\0"
> +
> +#define CONFIG_BOOTBLOCK "10"
> +
> +#define CONFIG_ENV_COMMON_BOOT "${console} ${meminfo}"
> +
> +#define CONFIG_ENV_OVERWRITE
> +#define CONFIG_SYS_CONSOLE_INFO_QUIET
> +#define CONFIG_SYS_CONSOLE_IS_IN_ENV
> +
> +#define CONFIG_EXTRA_ENV_SETTINGS \
> + "bootk=" \
> + "run loaduimage; bootm 0x40007FC0\0" \
> + "updatemmc=" \
> + "mmc boot 0 1 1 1; mmc write 0 0x42008000 0 0x200;" \
> + "mmc boot 0 1 1 0\0" \
> + "updatebackup=" \
> + "mmc boot 0 1 1 2; mmc write 0 0x42100000 0 0x200;" \
> + "mmc boot 0 1 1 0\0" \
> + "updatebootb=" \
> + "mmc read 0 0x42100000 0x80 0x200; run updatebackup\0" \
> + "lpj=lpj=3981312\0" \
> + "nfsboot=" \
> + "set bootargs root=/dev/nfs rw " \
> + "nfsroot=${nfsroot},nolock,tcp " \
> + "ip=${ipaddr}:${serverip}:${gatewayip}:" \
> + "${netmask}:generic:usb0:off " CONFIG_ENV_COMMON_BOOT \
> + "; run bootk\0" \
> + "ramfsboot=" \
> + "set bootargs root=/dev/ram0 rw rootfstype=ext2 " \
> + "${console} ${meminfo} " \
> + "initrd=0x43000000,8M ramdisk=8192\0" \
> + "mmcboot=" \
> + "set bootargs root=/dev/mmcblk${mmcdev}p${mmcrootpart} " \
> + "${lpj} rootwait ${console} ${meminfo} ${opts} ${lcdinfo}; " \
> + "run loaduimage; bootm 0x40007FC0\0" \
> + "bootchart=set opts init=/sbin/bootchartd; run bootcmd\0" \
> + "boottrace=setenv opts initcall_debug; run bootcmd\0" \
> + "mmcoops=mmc read 0 0x40000000 0x40 8; md 0x40000000 0x400\0" \
> + "verify=n\0" \
> + "rootfstype=ext4\0" \
> + "console=" CONFIG_DEFAULT_CONSOLE \
> + "meminfo=crashkernel=32M at 0x50000000\0" \
> + "nfsroot=/nfsroot/arm\0" \
> + "bootblock=" CONFIG_BOOTBLOCK "\0" \
> + "mmcdev=0\0" \
> + "mmcbootpart=2\0" \
> + "mmcrootpart=3\0" \
> + "opts=always_resume=1"
> +
> +/* Miscellaneous configurable options */
> +#define CONFIG_SYS_LONGHELP /* undef to save memory */
> +#define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
> +#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
> +#define CONFIG_SYS_PROMPT "TRATS # "
> +#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
> +#define CONFIG_SYS_PBSIZE 384 /* Print Buffer Size */
> +#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
> +/* Boot Argument Buffer Size */
> +#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
> +/* memtest works on */
> +#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
> +#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x5000000)
> +#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x4800000)
> +
> +#define CONFIG_SYS_HZ 1000
> +
> +/* valid baudrates */
> +#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
> +
> +/* Stack sizes */
> +#define CONFIG_STACKSIZE (256<< 10) /* regular stack 256KB */
> +
> +/* TRATS has 2 banks of DRAM */
> +#define CONFIG_NR_DRAM_BANKS 2
> +#define PHYS_SDRAM_1 CONFIG_SYS_SDRAM_BASE /* LDDDR2 DMC 0 */
> +#define PHYS_SDRAM_1_SIZE (256<< 20) /* 256 MB in CS 0 */
> +#define PHYS_SDRAM_2 0x50000000 /* LPDDR2 DMC 1 */
> +#define PHYS_SDRAM_2_SIZE (256<< 20) /* 256 MB in CS 0 */
> +
> +#define CONFIG_SYS_MEM_TOP_HIDE (1<< 20) /* ram console */
> +
> +#define CONFIG_SYS_MONITOR_BASE 0x00000000
> +#define CONFIG_SYS_MONITOR_LEN (256<< 10) /* Reserve 2 sectors */
> +
> +#define CONFIG_ENV_IS_IN_MMC
> +#define CONFIG_SYS_MMC_ENV_DEV 0
> +#define CONFIG_ENV_SIZE 4096
> +#define CONFIG_ENV_OFFSET ((32 - 4)<< 10)/* 32KiB - 4KiB */
> +
> +#define CONFIG_DOS_PARTITION
> +
> +#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_LOAD_ADDR - GENERATED_GBL_DATA_SIZE)
> +
> +#define CONFIG_SYS_CACHELINE_SIZE 32
> +
> +#include<asm/arch/gpio.h>
> +/*
> + * I2C Settings
> + */
> +#define CONFIG_SOFT_I2C_GPIO_SCL exynos4_gpio_part1_get_nr(b, 7)
> +#define CONFIG_SOFT_I2C_GPIO_SDA exynos4_gpio_part1_get_nr(b, 6)
> +
> +#define CONFIG_SOFT_I2C
> +#define CONFIG_SOFT_I2C_READ_REPEATED_START
> +#define CONFIG_SYS_I2C_SPEED 50000
> +#define CONFIG_I2C_MULTI_BUS
> +#define CONFIG_SYS_MAX_I2C_BUS 7
> +
> +#define CONFIG_PMIC
> +#define CONFIG_PMIC_I2C
> +#define CONFIG_PMIC_MAX8998
> +
> +#define CONFIG_USB_GADGET
> +#define CONFIG_USB_GADGET_S3C_UDC_OTG
> +#define CONFIG_USB_GADGET_DUALSPEED
> +
> +#endif /* __CONFIG_H */
^ permalink raw reply [flat|nested] 21+ messages in thread
* [U-Boot] [PATCH v3 3/3] ARMV7: Exynos4: Add support for TRATS board
2012-01-11 4:00 ` Kim, Heungjun
@ 2012-01-11 9:43 ` Minkyu Kang
0 siblings, 0 replies; 21+ messages in thread
From: Minkyu Kang @ 2012-01-11 9:43 UTC (permalink / raw)
To: u-boot
On 11 January 2012 13:00, Kim, Heungjun <riverful.kim@samsung.com> wrote:
> Hi Minkyu Kang,
>
>
> On 2012? 01? 11? 11:35, Minkyu Kang wrote:
>>
>> Dear HeungJun, Kim,
>>
>> On 10 January 2012 18:00, HeungJun, Kim<riverful.kim@samsung.com> ?wrote:
>>>
>>> This patch adds support for Samsung TRATS board
>>>
>>> Signed-off-by: HeungJun, Kim<riverful.kim@samsung.com>
>>> Signed-off-by: Kyungmin Park<kyungmin.park@samsung.com>
>>> ---
>>> ?MAINTAINERS ? ? ? ? ? ? ? ? ? ? ? | ? ?4 +
>>> ?board/samsung/trats/Makefile ? ? ?| ? 43 ++
>>> ?board/samsung/trats/trats.c ? ? ? | ?349 ++++++++++++++++
>>> ?board/samsung/trats/trats_setup.h | ?814
>>> +++++++++++++++++++++++++++++++++++++
>>> ?boards.cfg ? ? ? ? ? ? ? ? ? ? ? ?| ? ?1 +
>>> ?include/configs/trats.h ? ? ? ? ? | ?216 ++++++++++
>>> ?6 files changed, 1427 insertions(+), 0 deletions(-)
>>> ?create mode 100644 board/samsung/trats/Makefile
>>> ?create mode 100644 board/samsung/trats/trats.c
>>> ?create mode 100644 board/samsung/trats/trats_setup.h
>>> ?create mode 100644 include/configs/trats.h
>>>
>>> diff --git a/board/samsung/trats/trats.c b/board/samsung/trats/trats.c
>>> new file mode 100644
>>> index 0000000..9070df5
>>> --- /dev/null
>>> +++ b/board/samsung/trats/trats.c
>>> +void lowlevel_init(void)
>>> +{
>>> + ? ? ? s5p_set_cpu_id(); ? ? ? ? ? ? ? /* For using Exynos's structures
>>> */
>>> +
>>> + ? ? ? watchdog_disable();
>>> +
>>> + ? ? ? clock_init();
>>> + ? ? ? power_init();
>>> +}
One more...
I think.. we need to set GPIOs for UART select.
Please check old lowlevel_init function.
Thanks.
Minkyu Kang.
--
from. prom.
www.promsoft.net
^ permalink raw reply [flat|nested] 21+ messages in thread
* [U-Boot] [PATCH v4 0/4] ARMV7: Exynos4: Add support for TRATS board
2012-01-05 4:48 [U-Boot] [PATCH] ARMV7: Add support for TRATS board HeungJun, Kim
2012-01-10 9:00 ` [U-Boot] [PATCH v3 0/3] ARMV7: Exynos4: " HeungJun, Kim
@ 2012-01-16 7:42 ` HeungJun, Kim
2012-01-16 7:42 ` [U-Boot] [PATCH v4 1/4] ARMV7: Exynos4: Add watchdog.h for Exynos4 HeungJun, Kim
` (3 more replies)
2012-01-17 7:13 ` [U-Boot] [PATCH v5 0/3] " HeungJun, Kim
2 siblings, 4 replies; 21+ messages in thread
From: HeungJun, Kim @ 2012-01-16 7:42 UTC (permalink / raw)
To: u-boot
This patch series support for Samsung TRATS board, and add the headers of
watchdog and power, and current version is 4.
I missed logs of v2 on this thread, so I'm going to add this:
http://lists.denx.de/pipermail/u-boot/2012-January/114857.html
Also, this patch is tested on Samsung TRATS board.
Thank you.
Best Regards,
Heungjun Kim
HeungJun, Kim (4):
ARMV7: Exynos4: Add watchdog.h for Exynos4
ARMV7: Exynos4: Add supoort power for Exynos4
ARMV7: Exynos4: Fix toolchain optimization problem for using volatile
ARMV7: Exynos4: Add support for TRATS board
MAINTAINERS | 4 +
arch/arm/include/asm/arch-exynos/cpu.h | 1 +
arch/arm/include/asm/arch-exynos/gpio.h | 22 +-
arch/arm/include/asm/arch-exynos/power.h | 230 ++++++++++
arch/arm/include/asm/arch-exynos/watchdog.h | 53 +++
board/samsung/trats/Makefile | 43 ++
board/samsung/trats/setup.h | 637 +++++++++++++++++++++++++++
board/samsung/trats/trats.c | 379 ++++++++++++++++
boards.cfg | 1 +
drivers/gpio/s5p_gpio.c | 42 +-
include/configs/trats.h | 214 +++++++++
11 files changed, 1600 insertions(+), 26 deletions(-)
create mode 100644 arch/arm/include/asm/arch-exynos/power.h
create mode 100644 arch/arm/include/asm/arch-exynos/watchdog.h
create mode 100644 board/samsung/trats/Makefile
create mode 100644 board/samsung/trats/setup.h
create mode 100644 board/samsung/trats/trats.c
create mode 100644 include/configs/trats.h
--
1.7.4.1
^ permalink raw reply [flat|nested] 21+ messages in thread
* [U-Boot] [PATCH v4 1/4] ARMV7: Exynos4: Add watchdog.h for Exynos4
2012-01-16 7:42 ` [U-Boot] [PATCH v4 0/4] " HeungJun, Kim
@ 2012-01-16 7:42 ` HeungJun, Kim
2012-01-16 7:42 ` [U-Boot] [PATCH v4 2/4] ARMV7: Exynos4: Add supoort power " HeungJun, Kim
` (2 subsequent siblings)
3 siblings, 0 replies; 21+ messages in thread
From: HeungJun, Kim @ 2012-01-16 7:42 UTC (permalink / raw)
To: u-boot
This patch add watchdog.h for Exynos4
Signed-off-by: HeungJun, Kim <riverful.kim@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
---
Changes for v3:
- Created
Changes for v4:
- Not changed
arch/arm/include/asm/arch-exynos/watchdog.h | 53 +++++++++++++++++++++++++++
1 files changed, 53 insertions(+), 0 deletions(-)
create mode 100644 arch/arm/include/asm/arch-exynos/watchdog.h
diff --git a/arch/arm/include/asm/arch-exynos/watchdog.h b/arch/arm/include/asm/arch-exynos/watchdog.h
new file mode 100644
index 0000000..3015875
--- /dev/null
+++ b/arch/arm/include/asm/arch-exynos/watchdog.h
@@ -0,0 +1,53 @@
+/*
+ * Copyright (C) 2011 Samsung Electronics
+ * Heungjun Kim <riverful.kim@samsung.com>
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#ifndef __ASM_ARM_ARCH_WATCHDOG_H_
+#define __ASM_ARM_ARCH_WATCHDOG_H_
+
+#define WTCON_RESET_OFFSET 0
+#define WTCON_INTEN_OFFSET 2
+#define WTCON_CLKSEL_OFFSET 3
+#define WTCON_EN_OFFSET 5
+#define WTCON_PRE_OFFSET 8
+
+#define WTCON_CLK_16 0x0
+#define WTCON_CLK_32 0x1
+#define WTCON_CLK_64 0x2
+#define WTCON_CLK_128 0x3
+
+#define WTCON_CLK(x) ((x & 0x3) << WTCON_CLKSEL_OFFSET)
+#define WTCON_PRESCALER(x) ((x) << WTCON_PRE_OFFSET)
+#define WTCON_EN (0x1 << WTCON_EN_OFFSET)
+#define WTCON_RESET (0x1 << WTCON_RESET_OFFSET)
+#define WTCON_INT (0x1 << WTCON_INTEN_OFFSET)
+
+#ifndef __ASSEMBLY__
+struct exynos4_watchdog {
+ unsigned int wtcon;
+ unsigned int wtdat;
+ unsigned int wtcnt;
+ unsigned int wtclrint;
+};
+#endif /* __ASSEMBLY__ */
+
+#endif
--
1.7.4.1
^ permalink raw reply related [flat|nested] 21+ messages in thread
* [U-Boot] [PATCH v4 2/4] ARMV7: Exynos4: Add supoort power for Exynos4
2012-01-16 7:42 ` [U-Boot] [PATCH v4 0/4] " HeungJun, Kim
2012-01-16 7:42 ` [U-Boot] [PATCH v4 1/4] ARMV7: Exynos4: Add watchdog.h for Exynos4 HeungJun, Kim
@ 2012-01-16 7:42 ` HeungJun, Kim
2012-01-16 7:42 ` [U-Boot] [PATCH v4 3/4] ARMV7: Exynos4: Fix toolchain optimization problem for using volatile HeungJun, Kim
2012-01-16 7:42 ` [U-Boot] [PATCH v4 4/4] ARMV7: Exynos4: Add support for TRATS board HeungJun, Kim
3 siblings, 0 replies; 21+ messages in thread
From: HeungJun, Kim @ 2012-01-16 7:42 UTC (permalink / raw)
To: u-boot
This patch adds power.h and SAMSUNG_BASE() macro for using Exynos4 power.
Signed-off-by: HeungJun, Kim <riverful.kim@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
---
Changes for v3:
- Created
Changes for v4:
- Not changed
arch/arm/include/asm/arch-exynos/cpu.h | 1 +
arch/arm/include/asm/arch-exynos/power.h | 230 ++++++++++++++++++++++++++++++
2 files changed, 231 insertions(+), 0 deletions(-)
create mode 100644 arch/arm/include/asm/arch-exynos/power.h
diff --git a/arch/arm/include/asm/arch-exynos/cpu.h b/arch/arm/include/asm/arch-exynos/cpu.h
index 6d97b99..3496616 100644
--- a/arch/arm/include/asm/arch-exynos/cpu.h
+++ b/arch/arm/include/asm/arch-exynos/cpu.h
@@ -109,6 +109,7 @@ SAMSUNG_BASE(uart, UART_BASE)
SAMSUNG_BASE(usb_phy, USBPHY_BASE)
SAMSUNG_BASE(usb_otg, USBOTG_BASE)
SAMSUNG_BASE(watchdog, WATCHDOG_BASE)
+SAMSUNG_BASE(power, POWER_BASE)
#endif
#endif /* _EXYNOS4_CPU_H */
diff --git a/arch/arm/include/asm/arch-exynos/power.h b/arch/arm/include/asm/arch-exynos/power.h
new file mode 100644
index 0000000..fb442f7
--- /dev/null
+++ b/arch/arm/include/asm/arch-exynos/power.h
@@ -0,0 +1,230 @@
+/*
+ * Copyright (C) 2011 Samsung Electronics
+ * Heungjun Kim <riverful.kim@samsung.com>
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#ifndef __ASM_ARM_ARCH_POWER_H_
+#define __ASM_ARM_ARCH_POWER_H_
+
+#ifndef __ASSEMBLY__
+struct exynos4_power {
+ unsigned int om_stat;
+ unsigned char res1[0x8];
+ unsigned int rtc_clko_sel;
+ unsigned int gnss_rtc_out_ctrl;
+ unsigned char res2[0x1ec];
+ unsigned int system_power_down_ctrl;
+ unsigned char res3[0x1];
+ unsigned int system_power_down_option;
+ unsigned char res4[0x1f4];
+ unsigned int swreset;
+ unsigned int rst_stat;
+ unsigned char res5[0x1f8];
+ unsigned int wakeup_stat;
+ unsigned int eint_wakeup_mask;
+ unsigned int wakeup_mask;
+ unsigned char res6[0xf4];
+ unsigned int hdmi_phy_control;
+ unsigned int usbdevice_phy_control;
+ unsigned int usbhost_phy_control;
+ unsigned int dac_phy_control;
+ unsigned int mipi_phy0_control;
+ unsigned int mipi_phy1_control;
+ unsigned int adc_phy_control;
+ unsigned int pcie_phy_control;
+ unsigned int sata_phy_control;
+ unsigned char res7[0xdc];
+ unsigned int inform0;
+ unsigned int inform1;
+ unsigned int inform2;
+ unsigned int inform3;
+ unsigned int inform4;
+ unsigned int inform5;
+ unsigned int inform6;
+ unsigned int inform7;
+ unsigned char res8[0x1e0];
+ unsigned int pmu_debug;
+ unsigned char res9[0x5fc];
+ unsigned int arm_core0_sys_pwr_reg;
+ unsigned char res10[0xc];
+ unsigned int arm_core1_sys_pwr_reg;
+ unsigned char res11[0x6c];
+ unsigned int arm_common_sys_pwr_reg;
+ unsigned char res12[0x3c];
+ unsigned int arm_cpu_l2_0_sys_pwr_reg;
+ unsigned int arm_cpu_l2_1_sys_pwr_reg;
+ unsigned char res13[0x38];
+ unsigned int cmu_aclkstop_sys_pwr_reg;
+ unsigned int cmu_sclkstop_sys_pwr_reg;
+ unsigned char res14[0x4];
+ unsigned int cmu_reset_sys_pwr_reg;
+ unsigned char res15[0x10];
+ unsigned int apll_sysclk_sys_pwr_reg;
+ unsigned int mpll_sysclk_sys_pwr_reg;
+ unsigned int vpll_sysclk_sys_pwr_reg;
+ unsigned int epll_sysclk_sys_pwr_reg;
+ unsigned char res16[0x8];
+ unsigned int cmu_clkstop_gps_alive_sys_pwr_reg;
+ unsigned int cmu_reset_gps_alive_sys_pwr_reg;
+ unsigned int cmu_clkstop_cam_sys_pwr_reg;
+ unsigned int cmu_clkstop_tv_sys_pwr_reg;
+ unsigned int cmu_clkstop_mfc_sys_pwr_reg;
+ unsigned int cmu_clkstop_g3d_sys_pwr_reg;
+ unsigned int cmu_clkstop_lcd0_sys_pwr_reg;
+ unsigned int cmu_clkstop_lcd1_sys_pwr_reg;
+ unsigned int cmu_clkstop_maudio_sys_pwr_reg;
+ unsigned int cmu_clkstop_gps_sys_pwr_reg;
+ unsigned int cmu_reset_cam_sys_pwr_reg;
+ unsigned int cmu_reset_tv_sys_pwr_reg;
+ unsigned int cmu_reset_mfc_sys_pwr_reg;
+ unsigned int cmu_reset_g3d_sys_pwr_reg;
+ unsigned int cmu_reset_lcd0_sys_pwr_reg;
+ unsigned int cmu_reset_lcd1_sys_pwr_reg;
+ unsigned int cmu_reset_maudio_sys_pwr_reg;
+ unsigned int cmu_reset_gps_sys_pwr_reg;
+ unsigned int top_bus_sys_pwr_reg;
+ unsigned int top_retention_sys_pwr_reg;
+ unsigned int top_pwr_sys_pwr_reg;
+ unsigned char res17[0x1c];
+ unsigned int logic_reset_sys_pwr_reg;
+ unsigned char res18[0x14];
+ unsigned int onenandxl_mem_sys_pwr_reg;
+ unsigned int modemif_mem_sys_pwr_reg;
+ unsigned char res19[0x4];
+ unsigned int usbdevice_mem_sys_pwr_reg;
+ unsigned int sdmmc_mem_sys_pwr_reg;
+ unsigned int cssys_mem_sys_pwr_reg;
+ unsigned int secss_mem_sys_pwr_reg;
+ unsigned char res20[0x4];
+ unsigned int pcie_mem_sys_pwr_reg;
+ unsigned int sata_mem_sys_pwr_reg;
+ unsigned char res21[0x18];
+ unsigned int pad_retention_dram_sys_pwr_reg;
+ unsigned int pad_retention_maudio_sys_pwr_reg;
+ unsigned char res22[0x18];
+ unsigned int pad_retention_gpio_sys_pwr_reg;
+ unsigned int pad_retention_uart_sys_pwr_reg;
+ unsigned int pad_retention_mmca_sys_pwr_reg;
+ unsigned int pad_retention_mmcb_sys_pwr_reg;
+ unsigned int pad_retention_ebia_sys_pwr_reg;
+ unsigned int pad_retention_ebib_sys_pwr_reg;
+ unsigned char res23[0x8];
+ unsigned int pad_isolation_sys_pwr_reg;
+ unsigned char res24[0x1c];
+ unsigned int pad_alv_sel_sys_pwr_reg;
+ unsigned char res25[0x1c];
+ unsigned int xusbxti_sys_pwr_reg;
+ unsigned int xxti_sys_pwr_reg;
+ unsigned char res26[0x38];
+ unsigned int ext_regulator_sys_pwr_reg;
+ unsigned char res27[0x3c];
+ unsigned int gpio_mode_sys_pwr_reg;
+ unsigned char res28[0x3c];
+ unsigned int gpio_mode_maudio_sys_pwr_reg;
+ unsigned char res29[0x3c];
+ unsigned int cam_sys_pwr_reg;
+ unsigned int tv_sys_pwr_reg;
+ unsigned int mfc_sys_pwr_reg;
+ unsigned int g3d_sys_pwr_reg;
+ unsigned int lcd0_sys_pwr_reg;
+ unsigned int lcd1_sys_pwr_reg;
+ unsigned int maudio_sys_pwr_reg;
+ unsigned int gps_sys_pwr_reg;
+ unsigned int gps_alive_sys_pwr_reg;
+ unsigned char res30[0xc5c];
+ unsigned int arm_core0_configuration;
+ unsigned int arm_core0_status;
+ unsigned int arm_core0_option;
+ unsigned char res31[0x74];
+ unsigned int arm_core1_configuration;
+ unsigned int arm_core1_status;
+ unsigned int arm_core1_option;
+ unsigned char res32[0x37c];
+ unsigned int arm_common_option;
+ unsigned char res33[0x1f4];
+ unsigned int arm_cpu_l2_0_configuration;
+ unsigned int arm_cpu_l2_0_status;
+ unsigned char res34[0x18];
+ unsigned int arm_cpu_l2_1_configuration;
+ unsigned int arm_cpu_l2_1_status;
+ unsigned char res35[0xa00];
+ unsigned int pad_retention_maudio_option;
+ unsigned char res36[0xdc];
+ unsigned int pad_retention_gpio_option;
+ unsigned char res37[0x1c];
+ unsigned int pad_retention_uart_option;
+ unsigned char res38[0x1c];
+ unsigned int pad_retention_mmca_option;
+ unsigned char res39[0x1c];
+ unsigned int pad_retention_mmcb_option;
+ unsigned char res40[0x1c];
+ unsigned int pad_retention_ebia_option;
+ unsigned char res41[0x1c];
+ unsigned int pad_retention_ebib_option;
+ unsigned char res42[0x160];
+ unsigned int ps_hold_control;
+ unsigned char res43[0xf0];
+ unsigned int xusbxti_configuration;
+ unsigned int xusbxti_status;
+ unsigned char res44[0x14];
+ unsigned int xusbxti_duration;
+ unsigned int xxti_configuration;
+ unsigned int xxti_status;
+ unsigned char res45[0x14];
+ unsigned int xxti_duration;
+ unsigned char res46[0x1dc];
+ unsigned int ext_regulator_duration;
+ unsigned char res47[0x5e0];
+ unsigned int cam_configuration;
+ unsigned int cam_status;
+ unsigned int cam_option;
+ unsigned char res48[0x14];
+ unsigned int tv_configuration;
+ unsigned int tv_status;
+ unsigned int tv_option;
+ unsigned char res49[0x14];
+ unsigned int mfc_configuration;
+ unsigned int mfc_status;
+ unsigned int mfc_option;
+ unsigned char res50[0x14];
+ unsigned int g3d_configuration;
+ unsigned int g3d_status;
+ unsigned int g3d_option;
+ unsigned char res51[0x14];
+ unsigned int lcd0_configuration;
+ unsigned int lcd0_status;
+ unsigned int lcd0_option;
+ unsigned char res52[0x14];
+ unsigned int lcd1_configuration;
+ unsigned int lcd1_status;
+ unsigned int lcd1_option;
+ unsigned char res53[0x34];
+ unsigned int gps_configuration;
+ unsigned int gps_status;
+ unsigned int gps_option;
+ unsigned char res54[0x14];
+ unsigned int gps_alive_configuration;
+ unsigned int gps_alive_status;
+ unsigned int gps_alive_option;
+};
+#endif /* __ASSEMBLY__ */
+
+#endif
--
1.7.4.1
^ permalink raw reply related [flat|nested] 21+ messages in thread
* [U-Boot] [PATCH v4 3/4] ARMV7: Exynos4: Fix toolchain optimization problem for using volatile
2012-01-16 7:42 ` [U-Boot] [PATCH v4 0/4] " HeungJun, Kim
2012-01-16 7:42 ` [U-Boot] [PATCH v4 1/4] ARMV7: Exynos4: Add watchdog.h for Exynos4 HeungJun, Kim
2012-01-16 7:42 ` [U-Boot] [PATCH v4 2/4] ARMV7: Exynos4: Add supoort power " HeungJun, Kim
@ 2012-01-16 7:42 ` HeungJun, Kim
2012-01-16 7:42 ` [U-Boot] [PATCH v4 4/4] ARMV7: Exynos4: Add support for TRATS board HeungJun, Kim
3 siblings, 0 replies; 21+ messages in thread
From: HeungJun, Kim @ 2012-01-16 7:42 UTC (permalink / raw)
To: u-boot
Because of wrong disassembled codes from C by the optimization of toolchain,
it occurs a problem that wrong register is read if the functions were called
in the asm code.
This patch uses keyword "volatile" for fixing it for sure. And, it is inserted
only when the function is extern in the driver/gpio/s5p_gpio.c
It was founded while testing TRATS board & completed tests on the TRATS board.
Signed-off-by: HeungJun, Kim <riverful.kim@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
---
Changes for v4:
- Created
arch/arm/include/asm/arch-exynos/gpio.h | 22 ++++++++++------
drivers/gpio/s5p_gpio.c | 42 +++++++++++++++++-------------
2 files changed, 38 insertions(+), 26 deletions(-)
diff --git a/arch/arm/include/asm/arch-exynos/gpio.h b/arch/arm/include/asm/arch-exynos/gpio.h
index 9863a12..2fb2a0b 100644
--- a/arch/arm/include/asm/arch-exynos/gpio.h
+++ b/arch/arm/include/asm/arch-exynos/gpio.h
@@ -80,14 +80,20 @@ struct exynos4_gpio_part3 {
};
/* functions */
-void s5p_gpio_cfg_pin(struct s5p_gpio_bank *bank, int gpio, int cfg);
-void s5p_gpio_direction_output(struct s5p_gpio_bank *bank, int gpio, int en);
-void s5p_gpio_direction_input(struct s5p_gpio_bank *bank, int gpio);
-void s5p_gpio_set_value(struct s5p_gpio_bank *bank, int gpio, int en);
-unsigned int s5p_gpio_get_value(struct s5p_gpio_bank *bank, int gpio);
-void s5p_gpio_set_pull(struct s5p_gpio_bank *bank, int gpio, int mode);
-void s5p_gpio_set_drv(struct s5p_gpio_bank *bank, int gpio, int mode);
-void s5p_gpio_set_rate(struct s5p_gpio_bank *bank, int gpio, int mode);
+void s5p_gpio_cfg_pin(struct s5p_gpio_bank *bank,
+ volatile int gpio, volatile int cfg);
+void s5p_gpio_direction_output(struct s5p_gpio_bank *bank,
+ volatile int gpio, volatile int en);
+void s5p_gpio_direction_input(struct s5p_gpio_bank *bank, volatile int gpio);
+void s5p_gpio_set_value(struct s5p_gpio_bank *bank,
+ volatile int gpio, volatile int en);
+unsigned int s5p_gpio_get_value(struct s5p_gpio_bank *bank, volatile int gpio);
+void s5p_gpio_set_pull(struct s5p_gpio_bank *bank,
+ volatile int gpio, volatile int mode);
+void s5p_gpio_set_drv(struct s5p_gpio_bank *bank,
+ volatile int gpio, volatile int mode);
+void s5p_gpio_set_rate(struct s5p_gpio_bank *bank,
+ volatile int gpio, volatile int mode);
/* GPIO pins per bank */
#define GPIO_PER_BANK 8
diff --git a/drivers/gpio/s5p_gpio.c b/drivers/gpio/s5p_gpio.c
index 1edf9a2..edc3511 100644
--- a/drivers/gpio/s5p_gpio.c
+++ b/drivers/gpio/s5p_gpio.c
@@ -36,9 +36,10 @@
#define RATE_MASK(x) (0x1 << (x + 16))
#define RATE_SET(x) (0x1 << (x + 16))
-void s5p_gpio_cfg_pin(struct s5p_gpio_bank *bank, int gpio, int cfg)
+void s5p_gpio_cfg_pin(struct s5p_gpio_bank *bank,
+ volatile int gpio, volatile int cfg)
{
- unsigned int value;
+ volatile unsigned int value;
value = readl(&bank->con);
value &= ~CON_MASK(gpio);
@@ -46,9 +47,10 @@ void s5p_gpio_cfg_pin(struct s5p_gpio_bank *bank, int gpio, int cfg)
writel(value, &bank->con);
}
-void s5p_gpio_direction_output(struct s5p_gpio_bank *bank, int gpio, int en)
+void s5p_gpio_direction_output(struct s5p_gpio_bank *bank,
+ volatile int gpio, volatile int en)
{
- unsigned int value;
+ volatile unsigned int value;
s5p_gpio_cfg_pin(bank, gpio, GPIO_OUTPUT);
@@ -59,14 +61,15 @@ void s5p_gpio_direction_output(struct s5p_gpio_bank *bank, int gpio, int en)
writel(value, &bank->dat);
}
-void s5p_gpio_direction_input(struct s5p_gpio_bank *bank, int gpio)
+void s5p_gpio_direction_input(struct s5p_gpio_bank *bank, volatile int gpio)
{
s5p_gpio_cfg_pin(bank, gpio, GPIO_INPUT);
}
-void s5p_gpio_set_value(struct s5p_gpio_bank *bank, int gpio, int en)
+void s5p_gpio_set_value(struct s5p_gpio_bank *bank,
+ volatile int gpio, volatile int en)
{
- unsigned int value;
+ volatile unsigned int value;
value = readl(&bank->dat);
value &= ~DAT_MASK(gpio);
@@ -75,17 +78,18 @@ void s5p_gpio_set_value(struct s5p_gpio_bank *bank, int gpio, int en)
writel(value, &bank->dat);
}
-unsigned int s5p_gpio_get_value(struct s5p_gpio_bank *bank, int gpio)
+unsigned int s5p_gpio_get_value(struct s5p_gpio_bank *bank, volatile int gpio)
{
- unsigned int value;
+ volatile unsigned int value;
value = readl(&bank->dat);
return !!(value & DAT_MASK(gpio));
}
-void s5p_gpio_set_pull(struct s5p_gpio_bank *bank, int gpio, int mode)
+void s5p_gpio_set_pull(struct s5p_gpio_bank *bank,
+ volatile int gpio, volatile int mode)
{
- unsigned int value;
+ volatile unsigned int value;
value = readl(&bank->pull);
value &= ~PULL_MASK(gpio);
@@ -102,9 +106,10 @@ void s5p_gpio_set_pull(struct s5p_gpio_bank *bank, int gpio, int mode)
writel(value, &bank->pull);
}
-void s5p_gpio_set_drv(struct s5p_gpio_bank *bank, int gpio, int mode)
+void s5p_gpio_set_drv(struct s5p_gpio_bank *bank,
+ volatile int gpio, volatile int mode)
{
- unsigned int value;
+ volatile unsigned int value;
value = readl(&bank->drv);
value &= ~DRV_MASK(gpio);
@@ -123,9 +128,10 @@ void s5p_gpio_set_drv(struct s5p_gpio_bank *bank, int gpio, int mode)
writel(value, &bank->drv);
}
-void s5p_gpio_set_rate(struct s5p_gpio_bank *bank, int gpio, int mode)
+void s5p_gpio_set_rate(struct s5p_gpio_bank *bank,
+ volatile int gpio, volatile int mode)
{
- unsigned int value;
+ volatile unsigned int value;
value = readl(&bank->drv);
value &= ~RATE_MASK(gpio);
@@ -142,15 +148,15 @@ void s5p_gpio_set_rate(struct s5p_gpio_bank *bank, int gpio, int mode)
writel(value, &bank->drv);
}
-struct s5p_gpio_bank *s5p_gpio_get_bank(int nr)
+struct s5p_gpio_bank *s5p_gpio_get_bank(volatile int nr)
{
- int bank = nr / GPIO_PER_BANK;
+ volatile int bank = nr / GPIO_PER_BANK;
bank *= sizeof(struct s5p_gpio_bank);
return (struct s5p_gpio_bank *) (s5p_gpio_base(nr) + bank);
}
-int s5p_gpio_get_pin(int nr)
+int s5p_gpio_get_pin(volatile int nr)
{
return nr % GPIO_PER_BANK;
}
--
1.7.4.1
^ permalink raw reply related [flat|nested] 21+ messages in thread
* [U-Boot] [PATCH v4 4/4] ARMV7: Exynos4: Add support for TRATS board
2012-01-16 7:42 ` [U-Boot] [PATCH v4 0/4] " HeungJun, Kim
` (2 preceding siblings ...)
2012-01-16 7:42 ` [U-Boot] [PATCH v4 3/4] ARMV7: Exynos4: Fix toolchain optimization problem for using volatile HeungJun, Kim
@ 2012-01-16 7:42 ` HeungJun, Kim
3 siblings, 0 replies; 21+ messages in thread
From: HeungJun, Kim @ 2012-01-16 7:42 UTC (permalink / raw)
To: u-boot
This patch adds support for Samsung TRATS board
Signed-off-by: HeungJun, Kim <riverful.kim@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
---
Changes for v2:
- sort the list of the name in MAINTAINERS
- modify to GPLv2+
- change assem code in lowlevel_init.S to C code in lowlevel_util.c
- do not defile values for variables if the variable is feature
- remove miscellaneouses
Changes for v3:
- implement lowlevel_init.S by C
- remove lowlevel_init.S, the functions is inserted into trats.c
- add watchdog.h for Exynos4
- add power.h amd modify cpu.h for Exynos4
Changes for RESEND since v3
- Add prefix board_ for board functions
- Rename setup.h from trats_setup.h
- Remove *_OFFSET in setup.h
- Remove GPIO and UART definitions in setup.h
Changes for v4:
- add selection UART direction for TRATS board
MAINTAINERS | 4 +
board/samsung/trats/Makefile | 43 +++
board/samsung/trats/setup.h | 637 ++++++++++++++++++++++++++++++++++++++++++
board/samsung/trats/trats.c | 379 +++++++++++++++++++++++++
boards.cfg | 1 +
include/configs/trats.h | 214 ++++++++++++++
6 files changed, 1278 insertions(+), 0 deletions(-)
create mode 100644 board/samsung/trats/Makefile
create mode 100644 board/samsung/trats/setup.h
create mode 100644 board/samsung/trats/trats.c
create mode 100644 include/configs/trats.h
diff --git a/MAINTAINERS b/MAINTAINERS
index 4bf12b5..60314a6 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -706,6 +706,10 @@ Chander Kashyap <k.chander@samsung.com>
origen ARM ARMV7 (EXYNOS4210 SoC)
SMDKV310 ARM ARMV7 (EXYNOS4210 SoC)
+Heungjun Kim <riverful.kim@samsung.com>
+
+ trats ARM ARMV7 (EXYNOS4210 SoC)
+
Torsten Koschorrek <koschorrek@synertronixx.de>
scb9328 ARM920T (i.MXL)
diff --git a/board/samsung/trats/Makefile b/board/samsung/trats/Makefile
new file mode 100644
index 0000000..d21883f
--- /dev/null
+++ b/board/samsung/trats/Makefile
@@ -0,0 +1,43 @@
+#
+# Copyright (C) 2011 Samsung Electronics
+# Heungjun Kim <riverful.kim@samsung.com>
+#
+# See file CREDITS for list of people who contributed to this
+# project.
+#
+# This program is free software; you can redistribute it and/or
+# modify it under the terms of the GNU General Public License as
+# published by the Free Software Foundation; either version 2 of
+# the License, or (at your option) any later version.
+#
+# This program is distributed in the hope that it will be useful,
+# but WITHOUT ANY WARRANTY; without even the implied warranty of
+# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+# GNU General Public License for more details.
+#
+# You should have received a copy of the GNU General Public License
+# along with this program; if not, write to the Free Software
+# Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+# MA 02111-1307 USA
+#
+
+include $(TOPDIR)/config.mk
+
+LIB = $(obj)lib$(BOARD).o
+
+COBJS-y += trats.o
+
+SRCS := $(COBJS-y:.o=.c)
+OBJS := $(addprefix $(obj),$(COBJS-y))
+
+$(LIB): $(obj).depend $(OBJS)
+ $(call cmd_link_o_target, $(OBJS))
+
+#########################################################################
+
+# defines $(obj).depend target
+include $(SRCTREE)/rules.mk
+
+sinclude $(obj).depend
+
+#########################################################################
diff --git a/board/samsung/trats/setup.h b/board/samsung/trats/setup.h
new file mode 100644
index 0000000..a479b5c
--- /dev/null
+++ b/board/samsung/trats/setup.h
@@ -0,0 +1,637 @@
+/*
+ * Machine Specific Values for TRATS board based on EXYNOS4210
+ *
+ * Copyright (C) 2011 Samsung Electronics
+ * Heungjun Kim <riverful.kim@samsung.com>
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#ifndef _TRATS_SETUP_H
+#define _TRATS_SETUP_H
+
+#include <config.h>
+#include <version.h>
+#include <asm/arch/cpu.h>
+
+/* CLK_SRC_CPU: APLL(1), MPLL(1), CORE(0), HPM(0) */
+#define MUX_HPM_SEL_MOUTAPLL 0x0
+#define MUX_HPM_SEL_SCLKMPLL 0x1
+#define MUX_CORE_SEL_MOUTAPLL 0x0
+#define MUX_CORE_SEL_SCLKMPLL 0x1
+#define MUX_MPLL_SEL_FILPLL 0x0
+#define MUX_MPLL_SEL_MOUTMPLLFOUT 0x1
+#define MUX_APLL_SEL_FILPLL 0x0
+#define MUX_APLL_SEL_MOUTMPLLFOUT 0x1
+#define CLK_SRC_CPU_VAL ((MUX_HPM_SEL_MOUTAPLL << 20) \
+ | (MUX_CORE_SEL_MOUTAPLL << 16) \
+ | (MUX_MPLL_SEL_MOUTMPLLFOUT << 8)\
+ | (MUX_APLL_SEL_MOUTMPLLFOUT << 0))
+
+/* CLK_DIV_CPU0 */
+#define APLL_RATIO 0x0
+#define PCLK_DBG_RATIO 0x1
+#define ATB_RATIO 0x3
+#define PERIPH_RATIO 0x3
+#define COREM1_RATIO 0x7
+#define COREM0_RATIO 0x3
+#define CORE_RATIO 0x0
+#define CLK_DIV_CPU0_VAL ((APLL_RATIO << 24) \
+ | (PCLK_DBG_RATIO << 20) \
+ | (ATB_RATIO << 16) \
+ | (PERIPH_RATIO << 12) \
+ | (COREM1_RATIO << 8) \
+ | (COREM0_RATIO << 4) \
+ | (CORE_RATIO << 0))
+
+/* CLK_DIV_CPU1 */
+#define HPM_RATIO 0x0
+#define COPY_RATIO 0x3
+#define CLK_DIV_CPU1_VAL ((HPM_RATIO << 4) | (COPY_RATIO))
+
+/* CLK_DIV_DMC0 */
+#define CORE_TIMERS_RATIO 0x1
+#define COPY2_RATIO 0x3
+#define DMCP_RATIO 0x1
+#define DMCD_RATIO 0x1
+#define DMC_RATIO 0x1
+#define DPHY_RATIO 0x1
+#define ACP_PCLK_RATIO 0x1
+#define ACP_RATIO 0x3
+#define CLK_DIV_DMC0_VAL ((CORE_TIMERS_RATIO << 28) \
+ | (COPY2_RATIO << 24) \
+ | (DMCP_RATIO << 20) \
+ | (DMCD_RATIO << 16) \
+ | (DMC_RATIO << 12) \
+ | (DPHY_RATIO << 8) \
+ | (ACP_PCLK_RATIO << 4) \
+ | (ACP_RATIO << 0))
+
+/* CLK_DIV_DMC1 */
+#define DPM_RATIO 0x1
+#define DVSEM_RATIO 0x1
+#define PWI_RATIO 0x1
+#define CLK_DIV_DMC1_VAL ((DPM_RATIO << 24) \
+ | (DVSEM_RATIO << 16) \
+ | (PWI_RATIO << 8))
+
+/* CLK_SRC_TOP0 */
+#define MUX_ONENAND_SEL_ACLK_133 0x0
+#define MUX_ONENAND_SEL_ACLK_160 0x1
+#define MUX_ACLK_133_SEL_SCLKMPLL 0x0
+#define MUX_ACLK_133_SEL_SCLKAPLL 0x1
+#define MUX_ACLK_160_SEL_SCLKMPLL 0x0
+#define MUX_ACLK_160_SEL_SCLKAPLL 0x1
+#define MUX_ACLK_100_SEL_SCLKMPLL 0x0
+#define MUX_ACLK_100_SEL_SCLKAPLL 0x1
+#define MUX_ACLK_200_SEL_SCLKMPLL 0x0
+#define MUX_ACLK_200_SEL_SCLKAPLL 0x1
+#define MUX_VPLL_SEL_FINPLL 0x0
+#define MUX_VPLL_SEL_FOUTVPLL 0x1
+#define MUX_EPLL_SEL_FINPLL 0x0
+#define MUX_EPLL_SEL_FOUTEPLL 0x1
+#define MUX_ONENAND_1_SEL_MOUTONENAND 0x0
+#define MUX_ONENAND_1_SEL_SCLKVPLL 0x1
+#define CLK_SRC_TOP0_VAL ((MUX_ONENAND_SEL_ACLK_160 << 28) \
+ | (MUX_ACLK_133_SEL_SCLKMPLL << 24) \
+ | (MUX_ACLK_160_SEL_SCLKMPLL << 20) \
+ | (MUX_ACLK_100_SEL_SCLKMPLL << 16) \
+ | (MUX_ACLK_200_SEL_SCLKMPLL << 12) \
+ | (MUX_VPLL_SEL_FOUTVPLL << 8) \
+ | (MUX_EPLL_SEL_FOUTEPLL << 4) \
+ | (MUX_ONENAND_1_SEL_MOUTONENAND << 0))
+
+/* CLK_DIV_TOP */
+#define ONENAND_RATIO 0x0
+#define ACLK_133_RATIO 0x5
+#define ACLK_160_RATIO 0x4
+#define ACLK_100_RATIO 0x7
+#define ACLK_200_RATIO 0x3
+#define CLK_DIV_TOP_VAL ((ONENAND_RATIO << 16) \
+ | (ACLK_133_RATIO << 12)\
+ | (ACLK_160_RATIO << 8) \
+ | (ACLK_100_RATIO << 4) \
+ | (ACLK_200_RATIO << 0))
+
+/* CLK_DIV_LEFTBUS */
+#define GPL_RATIO 0x1
+#define GDL_RATIO 0x3
+#define CLK_DIV_LEFTBUS_VAL ((GPL_RATIO << 4) | (GDL_RATIO))
+
+/* CLK_DIV_RIGHTBUS */
+#define GPR_RATIO 0x1
+#define GDR_RATIO 0x3
+#define CLK_DIV_RIGHTBUS_VAL ((GPR_RATIO << 4) | (GDR_RATIO))
+
+/* CLK_SRS_FSYS: 6 = SCLKMPLL */
+#define SATA_SEL_SCLKMPLL 0
+#define SATA_SEL_SCLKAPLL 1
+
+#define MMC_SEL_XXTI 0
+#define MMC_SEL_XUSBXTI 1
+#define MMC_SEL_SCLK_HDMI24M 2
+#define MMC_SEL_SCLK_USBPHY0 3
+#define MMC_SEL_SCLK_USBPHY1 4
+#define MMC_SEL_SCLK_HDMIPHY 5
+#define MMC_SEL_SCLKMPLL 6
+#define MMC_SEL_SCLKEPLL 7
+#define MMC_SEL_SCLKVPLL 8
+
+#define MMCC0_SEL MMC_SEL_SCLKMPLL
+#define MMCC1_SEL MMC_SEL_SCLKMPLL
+#define MMCC2_SEL MMC_SEL_SCLKMPLL
+#define MMCC3_SEL MMC_SEL_SCLKMPLL
+#define MMCC4_SEL MMC_SEL_SCLKMPLL
+#define CLK_SRC_FSYS_VAL ((SATA_SEL_SCLKMPLL << 24) \
+ | (MMCC4_SEL << 16) \
+ | (MMCC3_SEL << 12) \
+ | (MMCC2_SEL << 8) \
+ | (MMCC1_SEL << 4) \
+ | (MMCC0_SEL << 0))
+
+/* SCLK_MMC[0-4] = MOUTMMC[0-4]/(MMC[0-4]_RATIO + 1)/(MMC[0-4]_PRE_RATIO +1) */
+/* CLK_DIV_FSYS1: 800(MPLL) / (15 + 1) */
+#define MMC0_RATIO 0xF
+#define MMC0_PRE_RATIO 0x0
+#define MMC1_RATIO 0xF
+#define MMC1_PRE_RATIO 0x0
+#define CLK_DIV_FSYS1_VAL ((MMC1_PRE_RATIO << 24) \
+ | (MMC1_RATIO << 16) \
+ | (MMC0_PRE_RATIO << 8) \
+ | (MMC0_RATIO << 0))
+
+/* CLK_DIV_FSYS2: 800(MPLL) / (15 + 1) */
+#define MMC2_RATIO 0xF
+#define MMC2_PRE_RATIO 0x0
+#define MMC3_RATIO 0xF
+#define MMC3_PRE_RATIO 0x0
+#define CLK_DIV_FSYS2_VAL ((MMC3_PRE_RATIO << 24) \
+ | (MMC3_RATIO << 16) \
+ | (MMC2_PRE_RATIO << 8) \
+ | (MMC2_RATIO << 0))
+
+/* CLK_DIV_FSYS3: 800(MPLL) / (15 + 1) */
+#define MMC4_RATIO 0xF
+#define MMC4_PRE_RATIO 0x0
+#define CLK_DIV_FSYS3_VAL ((MMC4_PRE_RATIO << 8) \
+ | (MMC4_RATIO << 0))
+
+/* CLK_SRC_PERIL0 */
+#define UART_SEL_XXTI 0
+#define UART_SEL_XUSBXTI 1
+#define UART_SEL_SCLK_HDMI24M 2
+#define UART_SEL_SCLK_USBPHY0 3
+#define UART_SEL_SCLK_USBPHY1 4
+#define UART_SEL_SCLK_HDMIPHY 5
+#define UART_SEL_SCLKMPLL 6
+#define UART_SEL_SCLKEPLL 7
+#define UART_SEL_SCLKVPLL 8
+
+#define UART0_SEL UART_SEL_SCLKMPLL
+#define UART1_SEL UART_SEL_SCLKMPLL
+#define UART2_SEL UART_SEL_SCLKMPLL
+#define UART3_SEL UART_SEL_SCLKMPLL
+#define UART4_SEL UART_SEL_SCLKMPLL
+#define UART5_SEL UART_SEL_SCLKMPLL
+#define CLK_SRC_PERIL0_VAL ((UART5_SEL << 16) \
+ | (UART4_SEL << 12) \
+ | (UART3_SEL << 12) \
+ | (UART2_SEL << 8) \
+ | (UART1_SEL << 4) \
+ | (UART0_SEL << 0))
+
+/* SCLK_UART[0-4] = MOUTUART[0-4] / (UART[0-4]_RATIO + 1) */
+/* CLK_DIV_PERIL0 */
+#define UART0_RATIO 7
+#define UART1_RATIO 7
+#define UART2_RATIO 7
+#define UART3_RATIO 4
+#define UART4_RATIO 7
+#define UART5_RATIO 7
+#define CLK_DIV_PERIL0_VAL ((UART5_RATIO << 16) \
+ | (UART4_RATIO << 12) \
+ | (UART3_RATIO << 12) \
+ | (UART2_RATIO << 8) \
+ | (UART1_RATIO << 4) \
+ | (UART0_RATIO << 0))
+
+/* CLK_DIV_PERIL3 */
+#define SLIMBUS_RATIO 0x0
+#define PWM_RATIO 0x8
+#define CLK_DIV_PERIL3_VAL ((SLIMBUS_RATIO << 4) \
+ | (PWM_RATIO << 0))
+
+/* Required period to generate a stable clock output */
+/* PLL_LOCK_TIME */
+#define PLL_LOCKTIME 0x1C20
+
+/* PLL Values */
+#define DISABLE 0
+#define ENABLE 1
+#define SET_PLL(mdiv, pdiv, sdiv) ((ENABLE << 31)\
+ | (mdiv << 16) \
+ | (pdiv << 8) \
+ | (sdiv << 0))
+
+/* APLL_CON0: 800MHz */
+#define APLL_MDIV 0xC8
+#define APLL_PDIV 0x6
+#define APLL_SDIV 0x1
+#define APLL_CON0_VAL SET_PLL(APLL_MDIV, APLL_PDIV, APLL_SDIV)
+
+/* APLL_CON1 */
+#define APLL_AFC_ENB 0x1
+#define APLL_AFC 0x1C
+#define APLL_CON1_VAL ((APLL_AFC_ENB << 31) | (APLL_AFC << 0))
+
+/* MPLL_CON0: 800MHz */
+#define MPLL_MDIV 0xC8
+#define MPLL_PDIV 0x6
+#define MPLL_SDIV 0x1
+#define MPLL_CON0_VAL SET_PLL(MPLL_MDIV, MPLL_PDIV, MPLL_SDIV)
+
+/* MPLL_CON1 */
+#define MPLL_AFC_ENB 0x1
+#define MPLL_AFC 0x1C
+#define MPLL_CON1_VAL ((MPLL_AFC_ENB << 31) | (MPLL_AFC << 0))
+
+/* EPLL_CON0: 96MHz */
+#define EPLL_MDIV 0x30
+#define EPLL_PDIV 0x3
+#define EPLL_SDIV 0x2
+#define EPLL_CON0_VAL SET_PLL(EPLL_MDIV, EPLL_PDIV, EPLL_SDIV)
+
+/* EPLL_CON1 */
+#define EPLL_K 0x0
+#define EPLL_CON1_VAL (EPLL_K >> 0)
+
+/* VPLL_CON0: 108MHz */
+#define VPLL_MDIV 0x35
+#define VPLL_PDIV 0x3
+#define VPLL_SDIV 0x2
+#define VPLL_CON0_VAL SET_PLL(VPLL_MDIV, VPLL_PDIV, VPLL_SDIV)
+
+/* VPLL_CON1 */
+#define VPLL_SSCG_EN DISABLE
+#define VPLL_SEL_PF_DN_SPREAD 0x0
+#define VPLL_MRR 0x11
+#define VPLL_MFR 0x0
+#define VPLL_K 0x400
+#define VPLL_CON1_VAL ((VPLL_SSCG_EN << 31)\
+ | (VPLL_SEL_PF_DN_SPREAD << 29) \
+ | (VPLL_MRR << 24) \
+ | (VPLL_MFR << 16) \
+ | (VPLL_K << 0))
+
+/* CLOCK GATE */
+#define CLK_DIS 0x0
+#define CLK_EN 0x1
+
+#define BIT_CAM_CLK_PIXELASYNCM1 18
+#define BIT_CAM_CLK_PIXELASYNCM0 17
+#define BIT_CAM_CLK_PPMUCAMIF 16
+#define BIT_CAM_CLK_QEFIMC3 15
+#define BIT_CAM_CLK_QEFIMC2 14
+#define BIT_CAM_CLK_QEFIMC1 13
+#define BIT_CAM_CLK_QEFIMC0 12
+#define BIT_CAM_CLK_SMMUJPEG 11
+#define BIT_CAM_CLK_SMMUFIMC3 10
+#define BIT_CAM_CLK_SMMUFIMC2 9
+#define BIT_CAM_CLK_SMMUFIMC1 8
+#define BIT_CAM_CLK_SMMUFIMC0 7
+#define BIT_CAM_CLK_JPEG 6
+#define BIT_CAM_CLK_CSIS1 5
+#define BIT_CAM_CLK_CSIS0 4
+#define BIT_CAM_CLK_FIMC3 3
+#define BIT_CAM_CLK_FIMC2 2
+#define BIT_CAM_CLK_FIMC1 1
+#define BIT_CAM_CLK_FIMC0 0
+#define CLK_GATE_IP_CAM_ALL_EN ((CLK_EN << BIT_CAM_CLK_PIXELASYNCM1)\
+ | (CLK_EN << BIT_CAM_CLK_PIXELASYNCM0)\
+ | (CLK_EN << BIT_CAM_CLK_PPMUCAMIF)\
+ | (CLK_EN << BIT_CAM_CLK_QEFIMC3)\
+ | (CLK_EN << BIT_CAM_CLK_QEFIMC2)\
+ | (CLK_EN << BIT_CAM_CLK_QEFIMC1)\
+ | (CLK_EN << BIT_CAM_CLK_QEFIMC0)\
+ | (CLK_EN << BIT_CAM_CLK_SMMUJPEG)\
+ | (CLK_EN << BIT_CAM_CLK_SMMUFIMC3)\
+ | (CLK_EN << BIT_CAM_CLK_SMMUFIMC2)\
+ | (CLK_EN << BIT_CAM_CLK_SMMUFIMC1)\
+ | (CLK_EN << BIT_CAM_CLK_SMMUFIMC0)\
+ | (CLK_EN << BIT_CAM_CLK_JPEG)\
+ | (CLK_EN << BIT_CAM_CLK_CSIS1)\
+ | (CLK_EN << BIT_CAM_CLK_CSIS0)\
+ | (CLK_EN << BIT_CAM_CLK_FIMC3)\
+ | (CLK_EN << BIT_CAM_CLK_FIMC2)\
+ | (CLK_EN << BIT_CAM_CLK_FIMC1)\
+ | (CLK_EN << BIT_CAM_CLK_FIMC0))
+#define CLK_GATE_IP_CAM_ALL_DIS ~CLK_GATE_IP_CAM_ALL_EN
+
+#define BIT_VP_CLK_PPMUTV 5
+#define BIT_VP_CLK_SMMUTV 4
+#define BIT_VP_CLK_HDMI 3
+#define BIT_VP_CLK_TVENC 2
+#define BIT_VP_CLK_MIXER 1
+#define BIT_VP_CLK_VP 0
+#define CLK_GATE_IP_VP_ALL_EN ((CLK_EN << BIT_VP_CLK_PPMUTV)\
+ | (CLK_EN << BIT_VP_CLK_SMMUTV)\
+ | (CLK_EN << BIT_VP_CLK_HDMI)\
+ | (CLK_EN << BIT_VP_CLK_TVENC)\
+ | (CLK_EN << BIT_VP_CLK_MIXER)\
+ | (CLK_EN << BIT_VP_CLK_VP))
+#define CLK_GATE_IP_VP_ALL_DIS ~CLK_GATE_IP_VP_ALL_EN
+
+#define BIT_MFC_CLK_PPMUMFC_R 4
+#define BIT_MFC_CLK_PPMUMFC_L 3
+#define BIT_MFC_CLK_SMMUMFC_R 2
+#define BIT_MFC_CLK_SMMUMFC_L 1
+#define BIT_MFC_CLK_MFC 0
+#define CLK_GATE_IP_MFC_ALL_EN ((CLK_EN << BIT_MFC_CLK_PPMUMFC_R)\
+ | (CLK_EN << BIT_MFC_CLK_PPMUMFC_L)\
+ | (CLK_EN << BIT_MFC_CLK_SMMUMFC_R)\
+ | (CLK_EN << BIT_MFC_CLK_SMMUMFC_L)\
+ | (CLK_EN << BIT_MFC_CLK_MFC))
+#define CLK_GATE_IP_MFC_ALL_DIS ~CLK_GATE_IP_MFC_ALL_EN
+
+#define BIT_G3D_CLK_QEG3D 2
+#define BIT_G3D_CLK_PPMUG3D 1
+#define BIT_G3D_CLK_G3D 0
+#define CLK_GATE_IP_G3D_ALL_EN ((CLK_EN << BIT_G3D_CLK_QEG3D)\
+ | (CLK_EN << BIT_G3D_CLK_PPMUG3D)\
+ | (CLK_EN << BIT_G3D_CLK_G3D))
+#define CLK_GATE_IP_G3D_ALL_DIS ~CLK_GATE_IP_G3D_ALL_EN
+
+#define BIT_IMAGE_CLK_PPMUIMAGE 9
+#define BIT_IMAGE_CLK_QEMDMA 8
+#define BIT_IMAGE_CLK_QEROTATOR 7
+#define BIT_IMAGE_CLK_QEG2D 6
+#define BIT_IMAGE_CLK_SMMUMDMA 5
+#define BIT_IMAGE_CLK_SMMUROTATOR 4
+#define BIT_IMAGE_CLK_SMMUG2D 3
+#define BIT_IMAGE_CLK_MDMA 2
+#define BIT_IMAGE_CLK_ROTATOR 1
+#define BIT_IMAGE_CLK_G2D 0
+#define CLK_GATE_IP_IMAGE_ALL_EN ((CLK_EN << BIT_IMAGE_CLK_PPMUIMAGE)\
+ | (CLK_EN << BIT_IMAGE_CLK_QEMDMA)\
+ | (CLK_EN << BIT_IMAGE_CLK_QEROTATOR)\
+ | (CLK_EN << BIT_IMAGE_CLK_QEG2D)\
+ | (CLK_EN << BIT_IMAGE_CLK_SMMUMDMA)\
+ | (CLK_EN << BIT_IMAGE_CLK_SMMUROTATOR)\
+ | (CLK_EN << BIT_IMAGE_CLK_SMMUG2D)\
+ | (CLK_EN << BIT_IMAGE_CLK_MDMA)\
+ | (CLK_EN << BIT_IMAGE_CLK_ROTATOR)\
+ | (CLK_EN << BIT_IMAGE_CLK_G2D))
+#define CLK_GATE_IP_IMAGE_ALL_DIS ~CLK_GATE_IP_IMAGE_ALL_EN
+
+#define BIT_LCD0_CLK_PPMULCD0 5
+#define BIT_LCD0_CLK_SMMUFIMD0 4
+#define BIT_LCD0_CLK_DSIM0 3
+#define BIT_LCD0_CLK_MDNIE0 2
+#define BIT_LCD0_CLK_MIE0 1
+#define BIT_LCD0_CLK_FIMD0 0
+#define CLK_GATE_IP_LCD0_ALL_EN ((CLK_EN << BIT_LCD0_CLK_PPMULCD0)\
+ | (CLK_EN << BIT_LCD0_CLK_SMMUFIMD0)\
+ | (CLK_EN << BIT_LCD0_CLK_DSIM0)\
+ | (CLK_EN << BIT_LCD0_CLK_MDNIE0)\
+ | (CLK_EN << BIT_LCD0_CLK_MIE0)\
+ | (CLK_EN << BIT_LCD0_CLK_FIMD0))
+#define CLK_GATE_IP_LCD0_ALL_DIS ~CLK_GATE_IP_LCD0_ALL_EN
+
+#define BIT_LCD1_CLK_PPMULCD1 5
+#define BIT_LCD1_CLK_SMMUFIMD1 4
+#define BIT_LCD1_CLK_DSIM1 3
+#define BIT_LCD1_CLK_MDNIE1 2
+#define BIT_LCD1_CLK_MIE1 1
+#define BIT_LCD1_CLK_FIMD1 0
+#define CLK_GATE_IP_LCD1_ALL_EN ((CLK_EN << BIT_LCD1_CLK_PPMULCD1)\
+ | (CLK_EN << BIT_LCD1_CLK_SMMUFIMD1)\
+ | (CLK_EN << BIT_LCD1_CLK_DSIM1)\
+ | (CLK_EN << BIT_LCD1_CLK_MDNIE1)\
+ | (CLK_EN << BIT_LCD1_CLK_MIE1)\
+ | (CLK_EN << BIT_LCD1_CLK_FIMD1))
+#define CLK_GATE_IP_LCD1_ALL_DIS ~CLK_GATE_IP_LCD1_ALL_EN
+
+#define BIT_FSYS_CLK_SMMUPCIE 18
+#define BIT_FSYS_CLK_PPMUFILE 17
+#define BIT_FSYS_CLK_NFCON 16
+#define BIT_FSYS_CLK_ONENAND 15
+#define BIT_FSYS_CLK_PCIE 14
+#define BIT_FSYS_CLK_USBDEVICE 13
+#define BIT_FSYS_CLK_USBHOST 12
+#define BIT_FSYS_CLK_SROMC 11
+#define BIT_FSYS_CLK_SATA 10
+#define BIT_FSYS_CLK_SDMMC4 9
+#define BIT_FSYS_CLK_SDMMC3 8
+#define BIT_FSYS_CLK_SDMMC2 7
+#define BIT_FSYS_CLK_SDMMC1 6
+#define BIT_FSYS_CLK_SDMMC0 5
+#define BIT_FSYS_CLK_TSI 4
+#define BIT_FSYS_CLK_SATAPHY 3
+#define BIT_FSYS_CLK_PCIEPHY 2
+#define BIT_FSYS_CLK_PDMA1 1
+#define BIT_FSYS_CLK_PDMA0 0
+#define CLK_GATE_IP_FSYS_ALL_EN ((CLK_EN << BIT_FSYS_CLK_SMMUPCIE)\
+ | (CLK_EN << BIT_FSYS_CLK_PPMUFILE)\
+ | (CLK_EN << BIT_FSYS_CLK_NFCON)\
+ | (CLK_EN << BIT_FSYS_CLK_ONENAND)\
+ | (CLK_EN << BIT_FSYS_CLK_PCIE)\
+ | (CLK_EN << BIT_FSYS_CLK_USBDEVICE)\
+ | (CLK_EN << BIT_FSYS_CLK_USBHOST)\
+ | (CLK_EN << BIT_FSYS_CLK_SROMC)\
+ | (CLK_EN << BIT_FSYS_CLK_SATA)\
+ | (CLK_EN << BIT_FSYS_CLK_SDMMC4)\
+ | (CLK_EN << BIT_FSYS_CLK_SDMMC3)\
+ | (CLK_EN << BIT_FSYS_CLK_SDMMC2)\
+ | (CLK_EN << BIT_FSYS_CLK_SDMMC1)\
+ | (CLK_EN << BIT_FSYS_CLK_SDMMC0)\
+ | (CLK_EN << BIT_FSYS_CLK_TSI)\
+ | (CLK_EN << BIT_FSYS_CLK_SATAPHY)\
+ | (CLK_EN << BIT_FSYS_CLK_PCIEPHY)\
+ | (CLK_EN << BIT_FSYS_CLK_PDMA1)\
+ | (CLK_EN << BIT_FSYS_CLK_PDMA0))
+#define CLK_GATE_IP_FSYS_ALL_DIS ~CLK_GATE_IP_FSYS_ALL_EN
+
+#define BIT_GPS_CLK_SMMUGPS 1
+#define BIT_GPS_CLK_GPS 0
+#define CLK_GATE_IP_GPS_ALL_EN ((CLK_EN << BIT_GPS_CLK_SMMUGPS)\
+ | (CLK_EN << BIT_GPS_CLK_GPS))
+#define CLK_GATE_IP_GPS_ALL_DIS ~CLK_GATE_IP_GPS_ALL_EN
+
+#define BIT_PERIL_CLK_MODEMIF 28
+#define BIT_PERIL_CLK_AC97 27
+#define BIT_PERIL_CLK_SPDIF 26
+#define BIT_PERIL_CLK_SLIMBUS 25
+#define BIT_PERIL_CLK_PWM 24
+#define BIT_PERIL_CLK_PCM2 23
+#define BIT_PERIL_CLK_PCM1 22
+#define BIT_PERIL_CLK_I2S2 21
+#define BIT_PERIL_CLK_I2S1 20
+#define BIT_PERIL_CLK_RESERVED0 19
+#define BIT_PERIL_CLK_SPI2 18
+#define BIT_PERIL_CLK_SPI1 17
+#define BIT_PERIL_CLK_SPI0 16
+#define BIT_PERIL_CLK_TSADC 15
+#define BIT_PERIL_CLK_I2CHDMI 14
+#define BIT_PERIL_CLK_I2C7 13
+#define BIT_PERIL_CLK_I2C6 12
+#define BIT_PERIL_CLK_I2C5 11
+#define BIT_PERIL_CLK_I2C4 10
+#define BIT_PERIL_CLK_I2C3 9
+#define BIT_PERIL_CLK_I2C2 8
+#define BIT_PERIL_CLK_I2C1 7
+#define BIT_PERIL_CLK_I2C0 6
+#define BIT_PERIL_CLK_RESERVED1 5
+#define BIT_PERIL_CLK_UART4 4
+#define BIT_PERIL_CLK_UART3 3
+#define BIT_PERIL_CLK_UART2 2
+#define BIT_PERIL_CLK_UART1 1
+#define BIT_PERIL_CLK_UART0 0
+#define CLK_GATE_IP_PERIL_ALL_EN ((CLK_EN << BIT_PERIL_CLK_MODEMIF)\
+ | (CLK_EN << BIT_PERIL_CLK_AC97)\
+ | (CLK_EN << BIT_PERIL_CLK_SPDIF)\
+ | (CLK_EN << BIT_PERIL_CLK_SLIMBUS)\
+ | (CLK_EN << BIT_PERIL_CLK_PWM)\
+ | (CLK_EN << BIT_PERIL_CLK_PCM2)\
+ | (CLK_EN << BIT_PERIL_CLK_PCM1)\
+ | (CLK_EN << BIT_PERIL_CLK_I2S2)\
+ | (CLK_EN << BIT_PERIL_CLK_I2S1)\
+ | (CLK_EN << BIT_PERIL_CLK_RESERVED0)\
+ | (CLK_EN << BIT_PERIL_CLK_SPI2)\
+ | (CLK_EN << BIT_PERIL_CLK_SPI1)\
+ | (CLK_EN << BIT_PERIL_CLK_SPI0)\
+ | (CLK_EN << BIT_PERIL_CLK_TSADC)\
+ | (CLK_EN << BIT_PERIL_CLK_I2CHDMI)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C7)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C6)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C5)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C4)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C3)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C2)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C1)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C0)\
+ | (CLK_EN << BIT_PERIL_CLK_RESERVED1)\
+ | (CLK_EN << BIT_PERIL_CLK_UART4)\
+ | (CLK_EN << BIT_PERIL_CLK_UART3)\
+ | (CLK_EN << BIT_PERIL_CLK_UART2)\
+ | (CLK_EN << BIT_PERIL_CLK_UART1)\
+ | (CLK_EN << BIT_PERIL_CLK_UART0))
+#define CLK_GATE_IP_PERIL_ALL_DIS ~CLK_GATE_IP_PERIL_ALL_EN
+
+#define BIT_PERIR_CLK_TMU_APBIF 17
+#define BIT_PERIR_CLK_KEYIF 16
+#define BIT_PERIR_CLK_RTC 15
+#define BIT_PERIR_CLK_WDT 14
+#define BIT_PERIR_CLK_MCT 13
+#define BIT_PERIR_CLK_SECKEY 12
+#define BIT_PERIR_CLK_HDMI_CEC 11
+#define BIT_PERIR_CLK_TZPC5 10
+#define BIT_PERIR_CLK_TZPC4 9
+#define BIT_PERIR_CLK_TZPC3 8
+#define BIT_PERIR_CLK_TZPC2 7
+#define BIT_PERIR_CLK_TZPC1 6
+#define BIT_PERIR_CLK_TZPC0 5
+#define BIT_PERIR_CLK_CMU_DMCPART 4
+#define BIT_PERIR_CLK_RESERVED 3
+#define BIT_PERIR_CLK_CMU_APBIF 2
+#define BIT_PERIR_CLK_SYSREG 1
+#define BIT_PERIR_CLK_CHIP_ID 0
+#define CLK_GATE_IP_PERIR_ALL_EN ((CLK_EN << BIT_PERIR_CLK_TMU_APBIF)\
+ | (CLK_EN << BIT_PERIR_CLK_KEYIF)\
+ | (CLK_EN << BIT_PERIR_CLK_RTC)\
+ | (CLK_EN << BIT_PERIR_CLK_WDT)\
+ | (CLK_EN << BIT_PERIR_CLK_MCT)\
+ | (CLK_EN << BIT_PERIR_CLK_SECKEY)\
+ | (CLK_EN << BIT_PERIR_CLK_HDMI_CEC)\
+ | (CLK_EN << BIT_PERIR_CLK_TZPC5)\
+ | (CLK_EN << BIT_PERIR_CLK_TZPC4)\
+ | (CLK_EN << BIT_PERIR_CLK_TZPC3)\
+ | (CLK_EN << BIT_PERIR_CLK_TZPC2)\
+ | (CLK_EN << BIT_PERIR_CLK_TZPC1)\
+ | (CLK_EN << BIT_PERIR_CLK_TZPC0)\
+ | (CLK_EN << BIT_PERIR_CLK_CMU_DMCPART)\
+ | (CLK_EN << BIT_PERIR_CLK_RESERVED)\
+ | (CLK_EN << BIT_PERIR_CLK_CMU_APBIF)\
+ | (CLK_EN << BIT_PERIR_CLK_SYSREG)\
+ | (CLK_EN << BIT_PERIR_CLK_CHIP_ID))
+#define CLK_GATE_IP_PERIR_ALL_DIS ~CLK_GATE_IP_PERIR_ALL_EN
+
+#define BIT_BLOCK_CLK_GPS 7
+#define BIT_BLOCK_CLK_RESERVED 6
+#define BIT_BLOCK_CLK_LCD1 5
+#define BIT_BLOCK_CLK_LCD0 4
+#define BIT_BLOCK_CLK_G3D 3
+#define BIT_BLOCK_CLK_MFC 2
+#define BIT_BLOCK_CLK_TV 1
+#define BIT_BLOCK_CLK_CAM 0
+#define CLK_GATE_BLOCK_ALL_EN ((CLK_EN << BIT_BLOCK_CLK_GPS)\
+ | (CLK_EN << BIT_BLOCK_CLK_RESERVED)\
+ | (CLK_EN << BIT_BLOCK_CLK_LCD1)\
+ | (CLK_EN << BIT_BLOCK_CLK_LCD0)\
+ | (CLK_EN << BIT_BLOCK_CLK_G3D)\
+ | (CLK_EN << BIT_BLOCK_CLK_MFC)\
+ | (CLK_EN << BIT_BLOCK_CLK_TV)\
+ | (CLK_EN << BIT_BLOCK_CLK_CAM))
+#define CLK_GATE_BLOCK_ALL_DIS ~CLK_GATE_BLOCK_ALL_EN
+
+/*
+ * GATE CAM : All block
+ * GATE VP : All block
+ * GATE MFC : All block
+ * GATE G3D : All block
+ * GATE IMAGE : All block
+ * GATE LCD0 : All block
+ * GATE LCD1 : All block
+ * GATE FSYS : Enable - PDMA0,1, SDMMC0,2, USBHOST, USBDEVICE, PPMUFILE
+ * GATE GPS : All block
+ * GATE PERI Left : All Enable, Block - SLIMBUS, SPDIF, AC97
+ * GATE PERI Right : All Enable, Block - KEYIF
+ * GATE Block : All block
+ */
+#define CLK_GATE_IP_CAM_VAL CLK_GATE_IP_CAM_ALL_DIS
+#define CLK_GATE_IP_VP_VAL CLK_GATE_IP_VP_ALL_DIS
+#define CLK_GATE_IP_MFC_VAL CLK_GATE_IP_MFC_ALL_DIS
+#define CLK_GATE_IP_G3D_VAL CLK_GATE_IP_G3D_ALL_DIS
+#define CLK_GATE_IP_IMAGE_VAL CLK_GATE_IP_IMAGE_ALL_DIS
+#define CLK_GATE_IP_LCD0_VAL CLK_GATE_IP_LCD0_ALL_DIS
+#define CLK_GATE_IP_LCD1_VAL CLK_GATE_IP_LCD1_ALL_DIS
+#define CLK_GATE_IP_FSYS_VAL (CLK_GATE_IP_FSYS_ALL_DIS \
+ | (CLK_EN << BIT_FSYS_CLK_PPMUFILE)\
+ | (CLK_EN << BIT_FSYS_CLK_USBDEVICE)\
+ | (CLK_EN << BIT_FSYS_CLK_USBHOST)\
+ | (CLK_EN << BIT_FSYS_CLK_SROMC)\
+ | (CLK_EN << BIT_FSYS_CLK_SDMMC2)\
+ | (CLK_EN << BIT_FSYS_CLK_SDMMC0)\
+ | (CLK_EN << BIT_FSYS_CLK_PDMA1)\
+ | (CLK_EN << BIT_FSYS_CLK_PDMA0))
+#define CLK_GATE_IP_GPS_VAL CLK_GATE_IP_GPS_ALL_DIS
+#define CLK_GATE_IP_PERIL_VAL (CLK_GATE_IP_PERIL_ALL_DIS \
+ | ~((CLK_EN << BIT_PERIL_CLK_AC97)\
+ | (CLK_EN << BIT_PERIL_CLK_SPDIF)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C2)\
+ | (CLK_EN << BIT_PERIL_CLK_SLIMBUS)))
+#define CLK_GATE_IP_PERIR_VAL (CLK_GATE_IP_PERIR_ALL_DIS \
+ | ~((CLK_EN << BIT_PERIR_CLK_KEYIF)))
+#define CLK_GATE_BLOCK_VAL CLK_GATE_BLOCK_ALL_DIS
+
+/* PS_HOLD: Data Hight, Output En */
+#define BIT_DAT 8
+#define BIT_EN 9
+#define EXYNOS4_PS_HOLD_CON_VAL (0x1 << BIT_DAT | 0x1 << BIT_EN)
+
+#endif
diff --git a/board/samsung/trats/trats.c b/board/samsung/trats/trats.c
new file mode 100644
index 0000000..3cf9809
--- /dev/null
+++ b/board/samsung/trats/trats.c
@@ -0,0 +1,379 @@
+/*
+ * Copyright (C) 2011 Samsung Electronics
+ * Heungjun Kim <riverful.kim@samsung.com>
+ * Kyungmin Park <kyungmin.park@samsung.com>
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#include <common.h>
+#include <asm/io.h>
+#include <asm/arch/cpu.h>
+#include <asm/arch/gpio.h>
+#include <asm/arch/mmc.h>
+#include <asm/arch/clock.h>
+#include <asm/arch/watchdog.h>
+#include <asm/arch/power.h>
+#include <pmic.h>
+#include <usb/s3c_udc.h>
+#include <max8998_pmic.h>
+
+#include "setup.h"
+
+DECLARE_GLOBAL_DATA_PTR;
+
+unsigned int board_rev;
+
+#ifdef CONFIG_REVISION_TAG
+u32 get_board_rev(void)
+{
+ return board_rev;
+}
+#endif
+
+static void check_hw_revision(void);
+
+int board_init(void)
+{
+ gd->bd->bi_boot_params = PHYS_SDRAM_1 + 0x100;
+
+ check_hw_revision();
+ printf("HW Revision:\t0x%x\n", board_rev);
+
+#if defined(CONFIG_PMIC)
+ pmic_init();
+#endif
+
+ return 0;
+}
+
+int dram_init(void)
+{
+ gd->ram_size = get_ram_size((long *)PHYS_SDRAM_1, PHYS_SDRAM_1_SIZE) +
+ get_ram_size((long *)PHYS_SDRAM_2, PHYS_SDRAM_2_SIZE);
+
+ return 0;
+}
+
+void dram_init_banksize(void)
+{
+ gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
+ gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
+ gd->bd->bi_dram[1].start = PHYS_SDRAM_2;
+ gd->bd->bi_dram[1].size = PHYS_SDRAM_2_SIZE;
+}
+
+static unsigned int get_hw_revision(void)
+{
+ struct exynos4_gpio_part1 *gpio =
+ (struct exynos4_gpio_part1 *)samsung_get_base_gpio_part1();
+ int hwrev = 0;
+ int i;
+
+ /* hw_rev[3:0] == GPE1[3:0] */
+ for (i = 0; i < 4; i++) {
+ s5p_gpio_cfg_pin(&gpio->e1, i, GPIO_INPUT);
+ s5p_gpio_set_pull(&gpio->e1, i, GPIO_PULL_NONE);
+ }
+
+ udelay(1);
+
+ for (i = 0; i < 4; i++)
+ hwrev |= (s5p_gpio_get_value(&gpio->e1, i) << i);
+
+ debug("hwrev 0x%x\n", hwrev);
+
+ return hwrev;
+}
+
+static void check_hw_revision(void)
+{
+ int hwrev;
+
+ hwrev = get_hw_revision();
+
+ board_rev |= hwrev;
+}
+
+#ifdef CONFIG_DISPLAY_BOARDINFO
+int checkboard(void)
+{
+ puts("Board:\tTRATS\n");
+ return 0;
+}
+#endif
+
+#ifdef CONFIG_GENERIC_MMC
+int board_mmc_init(bd_t *bis)
+{
+ struct exynos4_gpio_part2 *gpio =
+ (struct exynos4_gpio_part2 *)samsung_get_base_gpio_part2();
+ int i, err;
+
+ /* eMMC_EN: SD_0_CDn: GPK0[2] Output High */
+ s5p_gpio_direction_output(&gpio->k0, 2, 1);
+ s5p_gpio_set_pull(&gpio->k0, 2, GPIO_PULL_NONE);
+
+ /*
+ * eMMC GPIO:
+ * SDR 8-bit at 48MHz at MMC0
+ * GPK0[0] SD_0_CLK(2)
+ * GPK0[1] SD_0_CMD(2)
+ * GPK0[2] SD_0_CDn -> Not used
+ * GPK0[3:6] SD_0_DATA[0:3](2)
+ * GPK1[3:6] SD_0_DATA[0:3](3)
+ *
+ * DDR 4-bit at 26MHz at MMC4
+ * GPK0[0] SD_4_CLK(3)
+ * GPK0[1] SD_4_CMD(3)
+ * GPK0[2] SD_4_CDn -> Not used
+ * GPK0[3:6] SD_4_DATA[0:3](3)
+ * GPK1[3:6] SD_4_DATA[4:7](4)
+ */
+ for (i = 0; i < 7; i++) {
+ if (i == 2)
+ continue;
+ /* GPK0[0:6] special function 2 */
+ s5p_gpio_cfg_pin(&gpio->k0, i, 0x2);
+ /* GPK0[0:6] pull disable */
+ s5p_gpio_set_pull(&gpio->k0, i, GPIO_PULL_NONE);
+ /* GPK0[0:6] drv 4x */
+ s5p_gpio_set_drv(&gpio->k0, i, GPIO_DRV_4X);
+ }
+
+ for (i = 3; i < 7; i++) {
+ /* GPK1[3:6] special function 3 */
+ s5p_gpio_cfg_pin(&gpio->k1, i, 0x3);
+ /* GPK1[3:6] pull disable */
+ s5p_gpio_set_pull(&gpio->k1, i, GPIO_PULL_NONE);
+ /* GPK1[3:6] drv 4x */
+ s5p_gpio_set_drv(&gpio->k1, i, GPIO_DRV_4X);
+ }
+
+ /*
+ * MMC device init
+ * mmc0 : eMMC (8-bit buswidth)
+ * mmc2 : SD card (4-bit buswidth)
+ */
+ err = s5p_mmc_init(0, 8);
+
+ /* T-flash detect */
+ s5p_gpio_cfg_pin(&gpio->x3, 4, 0xf);
+ s5p_gpio_set_pull(&gpio->x3, 4, GPIO_PULL_UP);
+
+ /*
+ * Check the T-flash detect pin
+ * GPX3[4] T-flash detect pin
+ */
+ if (!s5p_gpio_get_value(&gpio->x3, 4)) {
+ /*
+ * SD card GPIO:
+ * GPK2[0] SD_2_CLK(2)
+ * GPK2[1] SD_2_CMD(2)
+ * GPK2[2] SD_2_CDn -> Not used
+ * GPK2[3:6] SD_2_DATA[0:3](2)
+ */
+ for (i = 0; i < 7; i++) {
+ if (i == 2)
+ continue;
+ /* GPK2[0:6] special function 2 */
+ s5p_gpio_cfg_pin(&gpio->k2, i, 0x2);
+ /* GPK2[0:6] pull disable */
+ s5p_gpio_set_pull(&gpio->k2, i, GPIO_PULL_NONE);
+ /* GPK2[0:6] drv 4x */
+ s5p_gpio_set_drv(&gpio->k2, i, GPIO_DRV_4X);
+ }
+ err = s5p_mmc_init(2, 4);
+ }
+
+ return err;
+}
+#endif
+
+#ifdef CONFIG_USB_GADGET
+static int s5pc210_phy_control(int on)
+{
+ int ret = 0;
+ struct pmic *p = get_pmic();
+
+ if (pmic_probe(p))
+ return -1;
+
+ if (on) {
+ ret |= pmic_set_output(p,
+ MAX8998_REG_BUCK_ACTIVE_DISCHARGE3,
+ MAX8998_SAFEOUT1, LDO_ON);
+ ret |= pmic_set_output(p, MAX8998_REG_ONOFF1,
+ MAX8998_LDO3, LDO_ON);
+ ret |= pmic_set_output(p, MAX8998_REG_ONOFF2,
+ MAX8998_LDO8, LDO_ON);
+
+ } else {
+ ret |= pmic_set_output(p, MAX8998_REG_ONOFF2,
+ MAX8998_LDO8, LDO_OFF);
+ ret |= pmic_set_output(p, MAX8998_REG_ONOFF1,
+ MAX8998_LDO3, LDO_OFF);
+ ret |= pmic_set_output(p,
+ MAX8998_REG_BUCK_ACTIVE_DISCHARGE3,
+ MAX8998_SAFEOUT1, LDO_OFF);
+ }
+
+ if (ret) {
+ puts("MAX8998 LDO setting error!\n");
+ return -1;
+ }
+
+ return 0;
+}
+
+struct s3c_plat_otg_data s5pc210_otg_data = {
+ .phy_control = s5pc210_phy_control,
+ .regs_phy = EXYNOS4_USBPHY_BASE,
+ .regs_otg = EXYNOS4_USBOTG_BASE,
+ .usb_phy_ctrl = EXYNOS4_USBPHY_CONTROL,
+ .usb_flags = PHY0_SLEEP,
+};
+#endif
+
+static void pmic_reset(void)
+{
+ struct exynos4_gpio_part2 *gpio =
+ (struct exynos4_gpio_part2 *)samsung_get_base_gpio_part2();
+
+ s5p_gpio_direction_output(&gpio->x0, 7, 1);
+ s5p_gpio_set_pull(&gpio->x2, 7, GPIO_PULL_NONE);
+}
+
+static void board_clock_init(void)
+{
+ struct exynos4_clock *clk =
+ (struct exynos4_clock *)samsung_get_base_clock();
+
+ writel(CLK_SRC_CPU_VAL, (unsigned int)&clk->src_cpu);
+ writel(CLK_SRC_TOP0_VAL, (unsigned int)&clk->src_top0);
+ writel(CLK_SRC_FSYS_VAL, (unsigned int)&clk->src_fsys);
+ writel(CLK_SRC_PERIL0_VAL, (unsigned int)&clk->src_peril0);
+
+ writel(CLK_DIV_CPU0_VAL, (unsigned int)&clk->div_cpu0);
+ writel(CLK_DIV_CPU1_VAL, (unsigned int)&clk->div_cpu1);
+ writel(CLK_DIV_DMC0_VAL, (unsigned int)&clk->div_dmc0);
+ writel(CLK_DIV_DMC1_VAL, (unsigned int)&clk->div_dmc1);
+ writel(CLK_DIV_LEFTBUS_VAL, (unsigned int)&clk->div_leftbus);
+ writel(CLK_DIV_RIGHTBUS_VAL, (unsigned int)&clk->div_rightbus);
+ writel(CLK_DIV_TOP_VAL, (unsigned int)&clk->div_top);
+ writel(CLK_DIV_FSYS1_VAL, (unsigned int)&clk->div_fsys1);
+ writel(CLK_DIV_FSYS2_VAL, (unsigned int)&clk->div_fsys2);
+ writel(CLK_DIV_FSYS3_VAL, (unsigned int)&clk->div_fsys3);
+ writel(CLK_DIV_PERIL0_VAL, (unsigned int)&clk->div_peril0);
+ writel(CLK_DIV_PERIL3_VAL, (unsigned int)&clk->div_peril3);
+
+ writel(PLL_LOCKTIME, (unsigned int)&clk->apll_lock);
+ writel(PLL_LOCKTIME, (unsigned int)&clk->mpll_lock);
+ writel(PLL_LOCKTIME, (unsigned int)&clk->epll_lock);
+ writel(PLL_LOCKTIME, (unsigned int)&clk->vpll_lock);
+ writel(APLL_CON1_VAL, (unsigned int)&clk->apll_con1);
+ writel(APLL_CON0_VAL, (unsigned int)&clk->apll_con0);
+ writel(MPLL_CON1_VAL, (unsigned int)&clk->mpll_con1);
+ writel(MPLL_CON0_VAL, (unsigned int)&clk->mpll_con0);
+ writel(EPLL_CON1_VAL, (unsigned int)&clk->epll_con1);
+ writel(EPLL_CON0_VAL, (unsigned int)&clk->epll_con0);
+ writel(VPLL_CON1_VAL, (unsigned int)&clk->vpll_con1);
+ writel(VPLL_CON0_VAL, (unsigned int)&clk->vpll_con0);
+
+ writel(CLK_GATE_IP_CAM_VAL, (unsigned int)&clk->gate_ip_cam);
+ writel(CLK_GATE_IP_VP_VAL, (unsigned int)&clk->gate_ip_tv);
+ writel(CLK_GATE_IP_MFC_VAL, (unsigned int)&clk->gate_ip_mfc);
+ writel(CLK_GATE_IP_G3D_VAL, (unsigned int)&clk->gate_ip_g3d);
+ writel(CLK_GATE_IP_IMAGE_VAL, (unsigned int)&clk->gate_ip_image);
+ writel(CLK_GATE_IP_LCD0_VAL, (unsigned int)&clk->gate_ip_lcd0);
+ writel(CLK_GATE_IP_LCD1_VAL, (unsigned int)&clk->gate_ip_lcd1);
+ writel(CLK_GATE_IP_FSYS_VAL, (unsigned int)&clk->gate_ip_fsys);
+ writel(CLK_GATE_IP_GPS_VAL, (unsigned int)&clk->gate_ip_gps);
+ writel(CLK_GATE_IP_PERIL_VAL, (unsigned int)&clk->gate_ip_peril);
+ writel(CLK_GATE_IP_PERIR_VAL, (unsigned int)&clk->gate_ip_perir);
+ writel(CLK_GATE_BLOCK_VAL, (unsigned int)&clk->gate_block);
+}
+
+static void board_watchdog_disable(void)
+{
+ struct exynos4_watchdog *wd =
+ (struct exynos4_watchdog *)samsung_get_base_watchdog();
+
+ writel(~(WTCON_EN | WTCON_INT), (unsigned int)&wd->wtcon);
+}
+
+static void board_power_init(void)
+{
+ struct exynos4_power *pwr =
+ (struct exynos4_power *)samsung_get_base_power();
+
+ /* PS HOLD */
+ writel(EXYNOS4_PS_HOLD_CON_VAL, (unsigned int)&pwr->ps_hold_control);
+
+ /* Set power down */
+ writel(0, (unsigned int)&pwr->cam_configuration);
+ writel(0, (unsigned int)&pwr->tv_configuration);
+ writel(0, (unsigned int)&pwr->mfc_configuration);
+ writel(0, (unsigned int)&pwr->g3d_configuration);
+ writel(0, (unsigned int)&pwr->lcd1_configuration);
+ writel(0, (unsigned int)&pwr->gps_configuration);
+ writel(0, (unsigned int)&pwr->gps_alive_configuration);
+}
+
+static void board_uart_init(void)
+{
+ struct exynos4_gpio_part1 *gpio1 =
+ (struct exynos4_gpio_part1 *)samsung_get_base_gpio_part1();
+ struct exynos4_gpio_part2 *gpio2 =
+ (struct exynos4_gpio_part2 *)samsung_get_base_gpio_part2();
+ int i;
+
+ /* UART0-UART1 GPIOs (part1) : 0x22222222 */
+ for (i = 0; i < 7; i++) {
+ s5p_gpio_set_pull(&gpio1->a0, i, GPIO_PULL_NONE);
+ s5p_gpio_cfg_pin(&gpio1->a0, i, GPIO_FUNC(0x2));
+ }
+
+ /*
+ * UART2-UART3 GPIOs (part2) : 0x00223322
+ * GPA1CON[3] = I2C_3_SCL (3)
+ * GPA1CON[2] = I2C_3_SDA (3)
+ */
+ for (i = 0; i < 5; i++) {
+ s5p_gpio_set_pull(&gpio1->a1, i, GPIO_PULL_NONE);
+ s5p_gpio_cfg_pin(&gpio1->a1, i,
+ GPIO_FUNC((i == 2 | i == 3) ? 0x3 : 0x2));
+ }
+
+ /* UART_SEL GPY4[7] (part2) at EXYNOS4 */
+ s5p_gpio_set_pull(&gpio2->y4, 7, GPIO_PULL_UP);
+ s5p_gpio_direction_output(&gpio2->y4, 7, 1);
+}
+
+void lowlevel_init(void)
+{
+ s5p_set_cpu_id(); /* For using Exynos's structures */
+
+ board_watchdog_disable();
+
+ pmic_reset();
+ board_clock_init();
+ board_uart_init();
+ board_power_init();
+}
diff --git a/boards.cfg b/boards.cfg
index 0b32532..eb83b3e 100644
--- a/boards.cfg
+++ b/boards.cfg
@@ -219,6 +219,7 @@ smdkc100 arm armv7 smdkc100 samsung
origen arm armv7 origen samsung exynos
s5pc210_universal arm armv7 universal_c210 samsung exynos
smdkv310 arm armv7 smdkv310 samsung exynos
+trats arm armv7 trats samsung exynos
harmony arm armv7 harmony nvidia tegra2
seaboard arm armv7 seaboard nvidia tegra2
ventana arm armv7 ventana nvidia tegra2
diff --git a/include/configs/trats.h b/include/configs/trats.h
new file mode 100644
index 0000000..fc8e7ed
--- /dev/null
+++ b/include/configs/trats.h
@@ -0,0 +1,214 @@
+/*
+ * Copyright (C) 2011 Samsung Electronics
+ * Heungjun Kim <riverful.kim@samsung.com>
+ *
+ * Configuation settings for the SAMSUNG TRATS (EXYNOS4210) board.
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#ifndef __CONFIG_H
+#define __CONFIG_H
+
+/*
+ * High Level Configuration Options
+ * (easy to change)
+ */
+#define CONFIG_SAMSUNG /* in a SAMSUNG core */
+#define CONFIG_S5P /* which is in a S5P Family */
+#define CONFIG_EXYNOS4210 /* which is in a EXYNOS4210 */
+#define CONFIG_TRATS /* working with TRATS */
+
+#include <asm/arch/cpu.h> /* get chip and board defs */
+
+#define CONFIG_ARCH_CPU_INIT
+#define CONFIG_DISPLAY_CPUINFO
+#define CONFIG_DISPLAY_BOARDINFO
+
+/* Keep L2 Cache Disabled */
+#define CONFIG_SYS_L2CACHE_OFF
+
+#define CONFIG_SYS_SDRAM_BASE 0x40000000
+#define CONFIG_SYS_TEXT_BASE 0x63300000
+
+/* input clock of PLL: TRATS has 24MHz input clock at EXYNOS4210 */
+#define CONFIG_SYS_CLK_FREQ_C210 24000000
+
+#define CONFIG_SETUP_MEMORY_TAGS
+#define CONFIG_CMDLINE_TAG
+#define CONFIG_INITRD_TAG
+#define CONFIG_REVISION_TAG
+#define CONFIG_CMDLINE_EDITING
+
+/* MACH_TYPE_TRATS macro will be removed once added to mach-types */
+#define MACH_TYPE_TRATS 3928
+#define CONFIG_MACH_TYPE MACH_TYPE_TRATS
+
+/* Size of malloc() pool */
+#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (1 << 20))
+
+/* select serial console configuration */
+#define CONFIG_SERIAL_MULTI
+#define CONFIG_SERIAL2 /* use SERIAL 2 */
+#define CONFIG_BAUDRATE 115200
+
+/* MMC */
+#define CONFIG_GENERIC_MMC
+#define CONFIG_MMC
+#define CONFIG_S5P_MMC
+
+/* PWM */
+#define CONFIG_PWM
+
+/* It should define before config_cmd_default.h */
+#define CONFIG_SYS_NO_FLASH
+
+/* Command definition */
+#include <config_cmd_default.h>
+
+#undef CONFIG_CMD_FPGA
+#undef CONFIG_CMD_MISC
+#undef CONFIG_CMD_NET
+#undef CONFIG_CMD_NFS
+#undef CONFIG_CMD_XIMG
+#undef CONFIG_CMD_CACHE
+#undef CONFIG_CMD_ONENAND
+#undef CONFIG_CMD_MTDPARTS
+#define CONFIG_CMD_MMC
+
+#define CONFIG_BOOTDELAY 1
+#define CONFIG_ZERO_BOOTDELAY_CHECK
+#define CONFIG_BOOTARGS "Please use defined boot"
+#define CONFIG_BOOTCOMMAND "run mmcboot"
+
+#define CONFIG_DEFAULT_CONSOLE "console=ttySAC2,115200n8\0"
+#define CONFIG_BOOTBLOCK "10"
+#define CONFIG_ENV_COMMON_BOOT "${console} ${meminfo}"
+
+#define CONFIG_ENV_OVERWRITE
+#define CONFIG_SYS_CONSOLE_INFO_QUIET
+#define CONFIG_SYS_CONSOLE_IS_IN_ENV
+
+#define CONFIG_EXTRA_ENV_SETTINGS \
+ "bootk=" \
+ "run loaduimage; bootm 0x40007FC0\0" \
+ "updatemmc=" \
+ "mmc boot 0 1 1 1; mmc write 0 0x42008000 0 0x200;" \
+ "mmc boot 0 1 1 0\0" \
+ "updatebackup=" \
+ "mmc boot 0 1 1 2; mmc write 0 0x42100000 0 0x200;" \
+ "mmc boot 0 1 1 0\0" \
+ "updatebootb=" \
+ "mmc read 0 0x42100000 0x80 0x200; run updatebackup\0" \
+ "lpj=lpj=3981312\0" \
+ "nfsboot=" \
+ "set bootargs root=/dev/nfs rw " \
+ "nfsroot=${nfsroot},nolock,tcp " \
+ "ip=${ipaddr}:${serverip}:${gatewayip}:" \
+ "${netmask}:generic:usb0:off " CONFIG_ENV_COMMON_BOOT \
+ "; run bootk\0" \
+ "ramfsboot=" \
+ "set bootargs root=/dev/ram0 rw rootfstype=ext2 " \
+ "${console} ${meminfo} " \
+ "initrd=0x43000000,8M ramdisk=8192\0" \
+ "mmcboot=" \
+ "set bootargs root=/dev/mmcblk${mmcdev}p${mmcrootpart} " \
+ "${lpj} rootwait ${console} ${meminfo} ${opts} ${lcdinfo}; " \
+ "run loaduimage; bootm 0x40007FC0\0" \
+ "bootchart=set opts init=/sbin/bootchartd; run bootcmd\0" \
+ "boottrace=setenv opts initcall_debug; run bootcmd\0" \
+ "mmcoops=mmc read 0 0x40000000 0x40 8; md 0x40000000 0x400\0" \
+ "verify=n\0" \
+ "rootfstype=ext4\0" \
+ "console=" CONFIG_DEFAULT_CONSOLE \
+ "meminfo=crashkernel=32M at 0x50000000\0" \
+ "nfsroot=/nfsroot/arm\0" \
+ "bootblock=" CONFIG_BOOTBLOCK "\0" \
+ "mmcdev=0\0" \
+ "mmcbootpart=2\0" \
+ "mmcrootpart=3\0" \
+ "opts=always_resume=1"
+
+/* Miscellaneous configurable options */
+#define CONFIG_SYS_LONGHELP /* undef to save memory */
+#define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
+#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
+#define CONFIG_SYS_PROMPT "TRATS # "
+#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
+#define CONFIG_SYS_PBSIZE 384 /* Print Buffer Size */
+#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
+/* Boot Argument Buffer Size */
+#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
+/* memtest works on */
+#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
+#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x5000000)
+#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x4800000)
+
+#define CONFIG_SYS_HZ 1000
+
+/* valid baudrates */
+#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
+
+/* Stack sizes */
+#define CONFIG_STACKSIZE (256 << 10) /* regular stack 256KB */
+
+/* TRATS has 2 banks of DRAM */
+#define CONFIG_NR_DRAM_BANKS 2
+#define PHYS_SDRAM_1 CONFIG_SYS_SDRAM_BASE /* LDDDR2 DMC 0 */
+#define PHYS_SDRAM_1_SIZE (256 << 20) /* 256 MB in CS 0 */
+#define PHYS_SDRAM_2 0x50000000 /* LPDDR2 DMC 1 */
+#define PHYS_SDRAM_2_SIZE (256 << 20) /* 256 MB in CS 0 */
+
+#define CONFIG_SYS_MEM_TOP_HIDE (1 << 20) /* ram console */
+
+#define CONFIG_SYS_MONITOR_BASE 0x00000000
+#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 2 sectors */
+
+#define CONFIG_ENV_IS_IN_MMC
+#define CONFIG_SYS_MMC_ENV_DEV 0
+#define CONFIG_ENV_SIZE 4096
+#define CONFIG_ENV_OFFSET ((32 - 4) << 10) /* 32KiB - 4KiB */
+
+#define CONFIG_DOS_PARTITION
+
+#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_LOAD_ADDR - GENERATED_GBL_DATA_SIZE)
+#define CONFIG_SYS_CACHELINE_SIZE 32
+
+#include <asm/arch/gpio.h>
+/*
+ * I2C Settings
+ */
+#define CONFIG_SOFT_I2C_GPIO_SCL exynos4_gpio_part1_get_nr(b, 7)
+#define CONFIG_SOFT_I2C_GPIO_SDA exynos4_gpio_part1_get_nr(b, 6)
+
+#define CONFIG_SOFT_I2C
+#define CONFIG_SOFT_I2C_READ_REPEATED_START
+#define CONFIG_SYS_I2C_SPEED 50000
+#define CONFIG_I2C_MULTI_BUS
+#define CONFIG_SYS_MAX_I2C_BUS 7
+
+#define CONFIG_PMIC
+#define CONFIG_PMIC_I2C
+#define CONFIG_PMIC_MAX8998
+
+#define CONFIG_USB_GADGET
+#define CONFIG_USB_GADGET_S3C_UDC_OTG
+#define CONFIG_USB_GADGET_DUALSPEED
+
+#endif /* __CONFIG_H */
--
1.7.4.1
^ permalink raw reply related [flat|nested] 21+ messages in thread
* [U-Boot] [PATCH v5 0/3] ARMV7: Exynos4: Add support for TRATS board
2012-01-05 4:48 [U-Boot] [PATCH] ARMV7: Add support for TRATS board HeungJun, Kim
2012-01-10 9:00 ` [U-Boot] [PATCH v3 0/3] ARMV7: Exynos4: " HeungJun, Kim
2012-01-16 7:42 ` [U-Boot] [PATCH v4 0/4] " HeungJun, Kim
@ 2012-01-17 7:13 ` HeungJun, Kim
2012-01-17 7:13 ` [U-Boot] [PATCH v5 1/3] ARMV7: Exynos4: Add watchdog.h for Exynos4 HeungJun, Kim
` (3 more replies)
2 siblings, 4 replies; 21+ messages in thread
From: HeungJun, Kim @ 2012-01-17 7:13 UTC (permalink / raw)
To: u-boot
This patch series support for Samsung TRATS board, and add the headers of
watchdog and power, and current version is 4.
I missed logs of v2 on this thread, so I'm going to add this:
http://lists.denx.de/pipermail/u-boot/2012-January/114857.html
Also, this patch is tested on Samsung TRATS board.
Thank you.
Best Regards,
Heungjun Kim
HeungJun, Kim (3):
ARMV7: Exynos4: Add watchdog.h for Exynos4
ARMV7: Exynos4: Add supoort power for Exynos4
ARMV7: Exynos4: Add support for TRATS board
MAINTAINERS | 4 +
arch/arm/include/asm/arch-exynos/cpu.h | 1 +
arch/arm/include/asm/arch-exynos/power.h | 230 ++++++++++
arch/arm/include/asm/arch-exynos/watchdog.h | 53 +++
board/samsung/trats/Makefile | 43 ++
board/samsung/trats/setup.h | 637 +++++++++++++++++++++++++++
board/samsung/trats/trats.c | 379 ++++++++++++++++
boards.cfg | 1 +
include/configs/trats.h | 216 +++++++++
9 files changed, 1564 insertions(+), 0 deletions(-)
create mode 100644 arch/arm/include/asm/arch-exynos/power.h
create mode 100644 arch/arm/include/asm/arch-exynos/watchdog.h
create mode 100644 board/samsung/trats/Makefile
create mode 100644 board/samsung/trats/setup.h
create mode 100644 board/samsung/trats/trats.c
create mode 100644 include/configs/trats.h
--
1.7.4.1
^ permalink raw reply [flat|nested] 21+ messages in thread
* [U-Boot] [PATCH v5 1/3] ARMV7: Exynos4: Add watchdog.h for Exynos4
2012-01-17 7:13 ` [U-Boot] [PATCH v5 0/3] " HeungJun, Kim
@ 2012-01-17 7:13 ` HeungJun, Kim
2012-01-17 7:13 ` [U-Boot] [PATCH v5 2/3] ARMV7: Exynos4: Add supoort power " HeungJun, Kim
` (2 subsequent siblings)
3 siblings, 0 replies; 21+ messages in thread
From: HeungJun, Kim @ 2012-01-17 7:13 UTC (permalink / raw)
To: u-boot
This patch add watchdog.h for Exynos4
Signed-off-by: HeungJun, Kim <riverful.kim@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
---
Changes for v3:
- Created
Changes for v4:
- Not changed
Changes for v4:
- Not changed
arch/arm/include/asm/arch-exynos/watchdog.h | 53 +++++++++++++++++++++++++++
1 files changed, 53 insertions(+), 0 deletions(-)
create mode 100644 arch/arm/include/asm/arch-exynos/watchdog.h
diff --git a/arch/arm/include/asm/arch-exynos/watchdog.h b/arch/arm/include/asm/arch-exynos/watchdog.h
new file mode 100644
index 0000000..3015875
--- /dev/null
+++ b/arch/arm/include/asm/arch-exynos/watchdog.h
@@ -0,0 +1,53 @@
+/*
+ * Copyright (C) 2011 Samsung Electronics
+ * Heungjun Kim <riverful.kim@samsung.com>
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#ifndef __ASM_ARM_ARCH_WATCHDOG_H_
+#define __ASM_ARM_ARCH_WATCHDOG_H_
+
+#define WTCON_RESET_OFFSET 0
+#define WTCON_INTEN_OFFSET 2
+#define WTCON_CLKSEL_OFFSET 3
+#define WTCON_EN_OFFSET 5
+#define WTCON_PRE_OFFSET 8
+
+#define WTCON_CLK_16 0x0
+#define WTCON_CLK_32 0x1
+#define WTCON_CLK_64 0x2
+#define WTCON_CLK_128 0x3
+
+#define WTCON_CLK(x) ((x & 0x3) << WTCON_CLKSEL_OFFSET)
+#define WTCON_PRESCALER(x) ((x) << WTCON_PRE_OFFSET)
+#define WTCON_EN (0x1 << WTCON_EN_OFFSET)
+#define WTCON_RESET (0x1 << WTCON_RESET_OFFSET)
+#define WTCON_INT (0x1 << WTCON_INTEN_OFFSET)
+
+#ifndef __ASSEMBLY__
+struct exynos4_watchdog {
+ unsigned int wtcon;
+ unsigned int wtdat;
+ unsigned int wtcnt;
+ unsigned int wtclrint;
+};
+#endif /* __ASSEMBLY__ */
+
+#endif
--
1.7.4.1
^ permalink raw reply related [flat|nested] 21+ messages in thread
* [U-Boot] [PATCH v5 2/3] ARMV7: Exynos4: Add supoort power for Exynos4
2012-01-17 7:13 ` [U-Boot] [PATCH v5 0/3] " HeungJun, Kim
2012-01-17 7:13 ` [U-Boot] [PATCH v5 1/3] ARMV7: Exynos4: Add watchdog.h for Exynos4 HeungJun, Kim
@ 2012-01-17 7:13 ` HeungJun, Kim
2012-01-17 7:13 ` [U-Boot] [PATCH v5 3/3] ARMV7: Exynos4: Add support for TRATS board HeungJun, Kim
2012-01-18 7:03 ` [U-Boot] [PATCH v5 0/3] " Minkyu Kang
3 siblings, 0 replies; 21+ messages in thread
From: HeungJun, Kim @ 2012-01-17 7:13 UTC (permalink / raw)
To: u-boot
This patch adds power.h and SAMSUNG_BASE() macro for using Exynos4 power.
Signed-off-by: HeungJun, Kim <riverful.kim@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
---
Changes for v3:
- Created
Changes for v4:
- Not changed
Changes for v5:
- Not changed
arch/arm/include/asm/arch-exynos/cpu.h | 1 +
arch/arm/include/asm/arch-exynos/power.h | 230 ++++++++++++++++++++++++++++++
2 files changed, 231 insertions(+), 0 deletions(-)
create mode 100644 arch/arm/include/asm/arch-exynos/power.h
diff --git a/arch/arm/include/asm/arch-exynos/cpu.h b/arch/arm/include/asm/arch-exynos/cpu.h
index 6d97b99..3496616 100644
--- a/arch/arm/include/asm/arch-exynos/cpu.h
+++ b/arch/arm/include/asm/arch-exynos/cpu.h
@@ -109,6 +109,7 @@ SAMSUNG_BASE(uart, UART_BASE)
SAMSUNG_BASE(usb_phy, USBPHY_BASE)
SAMSUNG_BASE(usb_otg, USBOTG_BASE)
SAMSUNG_BASE(watchdog, WATCHDOG_BASE)
+SAMSUNG_BASE(power, POWER_BASE)
#endif
#endif /* _EXYNOS4_CPU_H */
diff --git a/arch/arm/include/asm/arch-exynos/power.h b/arch/arm/include/asm/arch-exynos/power.h
new file mode 100644
index 0000000..fb442f7
--- /dev/null
+++ b/arch/arm/include/asm/arch-exynos/power.h
@@ -0,0 +1,230 @@
+/*
+ * Copyright (C) 2011 Samsung Electronics
+ * Heungjun Kim <riverful.kim@samsung.com>
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#ifndef __ASM_ARM_ARCH_POWER_H_
+#define __ASM_ARM_ARCH_POWER_H_
+
+#ifndef __ASSEMBLY__
+struct exynos4_power {
+ unsigned int om_stat;
+ unsigned char res1[0x8];
+ unsigned int rtc_clko_sel;
+ unsigned int gnss_rtc_out_ctrl;
+ unsigned char res2[0x1ec];
+ unsigned int system_power_down_ctrl;
+ unsigned char res3[0x1];
+ unsigned int system_power_down_option;
+ unsigned char res4[0x1f4];
+ unsigned int swreset;
+ unsigned int rst_stat;
+ unsigned char res5[0x1f8];
+ unsigned int wakeup_stat;
+ unsigned int eint_wakeup_mask;
+ unsigned int wakeup_mask;
+ unsigned char res6[0xf4];
+ unsigned int hdmi_phy_control;
+ unsigned int usbdevice_phy_control;
+ unsigned int usbhost_phy_control;
+ unsigned int dac_phy_control;
+ unsigned int mipi_phy0_control;
+ unsigned int mipi_phy1_control;
+ unsigned int adc_phy_control;
+ unsigned int pcie_phy_control;
+ unsigned int sata_phy_control;
+ unsigned char res7[0xdc];
+ unsigned int inform0;
+ unsigned int inform1;
+ unsigned int inform2;
+ unsigned int inform3;
+ unsigned int inform4;
+ unsigned int inform5;
+ unsigned int inform6;
+ unsigned int inform7;
+ unsigned char res8[0x1e0];
+ unsigned int pmu_debug;
+ unsigned char res9[0x5fc];
+ unsigned int arm_core0_sys_pwr_reg;
+ unsigned char res10[0xc];
+ unsigned int arm_core1_sys_pwr_reg;
+ unsigned char res11[0x6c];
+ unsigned int arm_common_sys_pwr_reg;
+ unsigned char res12[0x3c];
+ unsigned int arm_cpu_l2_0_sys_pwr_reg;
+ unsigned int arm_cpu_l2_1_sys_pwr_reg;
+ unsigned char res13[0x38];
+ unsigned int cmu_aclkstop_sys_pwr_reg;
+ unsigned int cmu_sclkstop_sys_pwr_reg;
+ unsigned char res14[0x4];
+ unsigned int cmu_reset_sys_pwr_reg;
+ unsigned char res15[0x10];
+ unsigned int apll_sysclk_sys_pwr_reg;
+ unsigned int mpll_sysclk_sys_pwr_reg;
+ unsigned int vpll_sysclk_sys_pwr_reg;
+ unsigned int epll_sysclk_sys_pwr_reg;
+ unsigned char res16[0x8];
+ unsigned int cmu_clkstop_gps_alive_sys_pwr_reg;
+ unsigned int cmu_reset_gps_alive_sys_pwr_reg;
+ unsigned int cmu_clkstop_cam_sys_pwr_reg;
+ unsigned int cmu_clkstop_tv_sys_pwr_reg;
+ unsigned int cmu_clkstop_mfc_sys_pwr_reg;
+ unsigned int cmu_clkstop_g3d_sys_pwr_reg;
+ unsigned int cmu_clkstop_lcd0_sys_pwr_reg;
+ unsigned int cmu_clkstop_lcd1_sys_pwr_reg;
+ unsigned int cmu_clkstop_maudio_sys_pwr_reg;
+ unsigned int cmu_clkstop_gps_sys_pwr_reg;
+ unsigned int cmu_reset_cam_sys_pwr_reg;
+ unsigned int cmu_reset_tv_sys_pwr_reg;
+ unsigned int cmu_reset_mfc_sys_pwr_reg;
+ unsigned int cmu_reset_g3d_sys_pwr_reg;
+ unsigned int cmu_reset_lcd0_sys_pwr_reg;
+ unsigned int cmu_reset_lcd1_sys_pwr_reg;
+ unsigned int cmu_reset_maudio_sys_pwr_reg;
+ unsigned int cmu_reset_gps_sys_pwr_reg;
+ unsigned int top_bus_sys_pwr_reg;
+ unsigned int top_retention_sys_pwr_reg;
+ unsigned int top_pwr_sys_pwr_reg;
+ unsigned char res17[0x1c];
+ unsigned int logic_reset_sys_pwr_reg;
+ unsigned char res18[0x14];
+ unsigned int onenandxl_mem_sys_pwr_reg;
+ unsigned int modemif_mem_sys_pwr_reg;
+ unsigned char res19[0x4];
+ unsigned int usbdevice_mem_sys_pwr_reg;
+ unsigned int sdmmc_mem_sys_pwr_reg;
+ unsigned int cssys_mem_sys_pwr_reg;
+ unsigned int secss_mem_sys_pwr_reg;
+ unsigned char res20[0x4];
+ unsigned int pcie_mem_sys_pwr_reg;
+ unsigned int sata_mem_sys_pwr_reg;
+ unsigned char res21[0x18];
+ unsigned int pad_retention_dram_sys_pwr_reg;
+ unsigned int pad_retention_maudio_sys_pwr_reg;
+ unsigned char res22[0x18];
+ unsigned int pad_retention_gpio_sys_pwr_reg;
+ unsigned int pad_retention_uart_sys_pwr_reg;
+ unsigned int pad_retention_mmca_sys_pwr_reg;
+ unsigned int pad_retention_mmcb_sys_pwr_reg;
+ unsigned int pad_retention_ebia_sys_pwr_reg;
+ unsigned int pad_retention_ebib_sys_pwr_reg;
+ unsigned char res23[0x8];
+ unsigned int pad_isolation_sys_pwr_reg;
+ unsigned char res24[0x1c];
+ unsigned int pad_alv_sel_sys_pwr_reg;
+ unsigned char res25[0x1c];
+ unsigned int xusbxti_sys_pwr_reg;
+ unsigned int xxti_sys_pwr_reg;
+ unsigned char res26[0x38];
+ unsigned int ext_regulator_sys_pwr_reg;
+ unsigned char res27[0x3c];
+ unsigned int gpio_mode_sys_pwr_reg;
+ unsigned char res28[0x3c];
+ unsigned int gpio_mode_maudio_sys_pwr_reg;
+ unsigned char res29[0x3c];
+ unsigned int cam_sys_pwr_reg;
+ unsigned int tv_sys_pwr_reg;
+ unsigned int mfc_sys_pwr_reg;
+ unsigned int g3d_sys_pwr_reg;
+ unsigned int lcd0_sys_pwr_reg;
+ unsigned int lcd1_sys_pwr_reg;
+ unsigned int maudio_sys_pwr_reg;
+ unsigned int gps_sys_pwr_reg;
+ unsigned int gps_alive_sys_pwr_reg;
+ unsigned char res30[0xc5c];
+ unsigned int arm_core0_configuration;
+ unsigned int arm_core0_status;
+ unsigned int arm_core0_option;
+ unsigned char res31[0x74];
+ unsigned int arm_core1_configuration;
+ unsigned int arm_core1_status;
+ unsigned int arm_core1_option;
+ unsigned char res32[0x37c];
+ unsigned int arm_common_option;
+ unsigned char res33[0x1f4];
+ unsigned int arm_cpu_l2_0_configuration;
+ unsigned int arm_cpu_l2_0_status;
+ unsigned char res34[0x18];
+ unsigned int arm_cpu_l2_1_configuration;
+ unsigned int arm_cpu_l2_1_status;
+ unsigned char res35[0xa00];
+ unsigned int pad_retention_maudio_option;
+ unsigned char res36[0xdc];
+ unsigned int pad_retention_gpio_option;
+ unsigned char res37[0x1c];
+ unsigned int pad_retention_uart_option;
+ unsigned char res38[0x1c];
+ unsigned int pad_retention_mmca_option;
+ unsigned char res39[0x1c];
+ unsigned int pad_retention_mmcb_option;
+ unsigned char res40[0x1c];
+ unsigned int pad_retention_ebia_option;
+ unsigned char res41[0x1c];
+ unsigned int pad_retention_ebib_option;
+ unsigned char res42[0x160];
+ unsigned int ps_hold_control;
+ unsigned char res43[0xf0];
+ unsigned int xusbxti_configuration;
+ unsigned int xusbxti_status;
+ unsigned char res44[0x14];
+ unsigned int xusbxti_duration;
+ unsigned int xxti_configuration;
+ unsigned int xxti_status;
+ unsigned char res45[0x14];
+ unsigned int xxti_duration;
+ unsigned char res46[0x1dc];
+ unsigned int ext_regulator_duration;
+ unsigned char res47[0x5e0];
+ unsigned int cam_configuration;
+ unsigned int cam_status;
+ unsigned int cam_option;
+ unsigned char res48[0x14];
+ unsigned int tv_configuration;
+ unsigned int tv_status;
+ unsigned int tv_option;
+ unsigned char res49[0x14];
+ unsigned int mfc_configuration;
+ unsigned int mfc_status;
+ unsigned int mfc_option;
+ unsigned char res50[0x14];
+ unsigned int g3d_configuration;
+ unsigned int g3d_status;
+ unsigned int g3d_option;
+ unsigned char res51[0x14];
+ unsigned int lcd0_configuration;
+ unsigned int lcd0_status;
+ unsigned int lcd0_option;
+ unsigned char res52[0x14];
+ unsigned int lcd1_configuration;
+ unsigned int lcd1_status;
+ unsigned int lcd1_option;
+ unsigned char res53[0x34];
+ unsigned int gps_configuration;
+ unsigned int gps_status;
+ unsigned int gps_option;
+ unsigned char res54[0x14];
+ unsigned int gps_alive_configuration;
+ unsigned int gps_alive_status;
+ unsigned int gps_alive_option;
+};
+#endif /* __ASSEMBLY__ */
+
+#endif
--
1.7.4.1
^ permalink raw reply related [flat|nested] 21+ messages in thread
* [U-Boot] [PATCH v5 3/3] ARMV7: Exynos4: Add support for TRATS board
2012-01-17 7:13 ` [U-Boot] [PATCH v5 0/3] " HeungJun, Kim
2012-01-17 7:13 ` [U-Boot] [PATCH v5 1/3] ARMV7: Exynos4: Add watchdog.h for Exynos4 HeungJun, Kim
2012-01-17 7:13 ` [U-Boot] [PATCH v5 2/3] ARMV7: Exynos4: Add supoort power " HeungJun, Kim
@ 2012-01-17 7:13 ` HeungJun, Kim
2012-01-18 7:03 ` [U-Boot] [PATCH v5 0/3] " Minkyu Kang
3 siblings, 0 replies; 21+ messages in thread
From: HeungJun, Kim @ 2012-01-17 7:13 UTC (permalink / raw)
To: u-boot
This patch adds support for Samsung TRATS board
Signed-off-by: HeungJun, Kim <riverful.kim@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
---
Changes for v2:
- sort the list of the name in MAINTAINERS
- modify to GPLv2+
- change assem code in lowlevel_init.S to C code in lowlevel_util.c
- do not defile values for variables if the variable is feature
- remove miscellaneouses
Changes for v3:
- implement lowlevel_init.S by C
- remove lowlevel_init.S, the functions is inserted into trats.c
- add watchdog.h for Exynos4
- add power.h amd modify cpu.h for Exynos4
Changes for RESEND since v3
- Add prefix board_ for board functions
- Rename setup.h from trats_setup.h
- Remove *_OFFSET in setup.h
- Remove GPIO and UART definitions in setup.h
Changes for v4:
- add selection UART direction for TRATS board
Changes for v5:
- replace lowlevel_init() to board_early_init_f().
- add CONFIG_SKIP_LOWLEVEL_INIT, CONFIG_BOARD_EARLY_INIT_F
MAINTAINERS | 4 +
board/samsung/trats/Makefile | 43 +++
board/samsung/trats/setup.h | 637 ++++++++++++++++++++++++++++++++++++++++++
board/samsung/trats/trats.c | 379 +++++++++++++++++++++++++
boards.cfg | 1 +
include/configs/trats.h | 216 ++++++++++++++
6 files changed, 1280 insertions(+), 0 deletions(-)
create mode 100644 board/samsung/trats/Makefile
create mode 100644 board/samsung/trats/setup.h
create mode 100644 board/samsung/trats/trats.c
create mode 100644 include/configs/trats.h
diff --git a/MAINTAINERS b/MAINTAINERS
index ebab90e..ce70558 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -712,6 +712,10 @@ Chander Kashyap <k.chander@samsung.com>
origen ARM ARMV7 (EXYNOS4210 SoC)
SMDKV310 ARM ARMV7 (EXYNOS4210 SoC)
+Heungjun Kim <riverful.kim@samsung.com>
+
+ trats ARM ARMV7 (EXYNOS4210 SoC)
+
Torsten Koschorrek <koschorrek@synertronixx.de>
scb9328 ARM920T (i.MXL)
diff --git a/board/samsung/trats/Makefile b/board/samsung/trats/Makefile
new file mode 100644
index 0000000..d21883f
--- /dev/null
+++ b/board/samsung/trats/Makefile
@@ -0,0 +1,43 @@
+#
+# Copyright (C) 2011 Samsung Electronics
+# Heungjun Kim <riverful.kim@samsung.com>
+#
+# See file CREDITS for list of people who contributed to this
+# project.
+#
+# This program is free software; you can redistribute it and/or
+# modify it under the terms of the GNU General Public License as
+# published by the Free Software Foundation; either version 2 of
+# the License, or (at your option) any later version.
+#
+# This program is distributed in the hope that it will be useful,
+# but WITHOUT ANY WARRANTY; without even the implied warranty of
+# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+# GNU General Public License for more details.
+#
+# You should have received a copy of the GNU General Public License
+# along with this program; if not, write to the Free Software
+# Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+# MA 02111-1307 USA
+#
+
+include $(TOPDIR)/config.mk
+
+LIB = $(obj)lib$(BOARD).o
+
+COBJS-y += trats.o
+
+SRCS := $(COBJS-y:.o=.c)
+OBJS := $(addprefix $(obj),$(COBJS-y))
+
+$(LIB): $(obj).depend $(OBJS)
+ $(call cmd_link_o_target, $(OBJS))
+
+#########################################################################
+
+# defines $(obj).depend target
+include $(SRCTREE)/rules.mk
+
+sinclude $(obj).depend
+
+#########################################################################
diff --git a/board/samsung/trats/setup.h b/board/samsung/trats/setup.h
new file mode 100644
index 0000000..a479b5c
--- /dev/null
+++ b/board/samsung/trats/setup.h
@@ -0,0 +1,637 @@
+/*
+ * Machine Specific Values for TRATS board based on EXYNOS4210
+ *
+ * Copyright (C) 2011 Samsung Electronics
+ * Heungjun Kim <riverful.kim@samsung.com>
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#ifndef _TRATS_SETUP_H
+#define _TRATS_SETUP_H
+
+#include <config.h>
+#include <version.h>
+#include <asm/arch/cpu.h>
+
+/* CLK_SRC_CPU: APLL(1), MPLL(1), CORE(0), HPM(0) */
+#define MUX_HPM_SEL_MOUTAPLL 0x0
+#define MUX_HPM_SEL_SCLKMPLL 0x1
+#define MUX_CORE_SEL_MOUTAPLL 0x0
+#define MUX_CORE_SEL_SCLKMPLL 0x1
+#define MUX_MPLL_SEL_FILPLL 0x0
+#define MUX_MPLL_SEL_MOUTMPLLFOUT 0x1
+#define MUX_APLL_SEL_FILPLL 0x0
+#define MUX_APLL_SEL_MOUTMPLLFOUT 0x1
+#define CLK_SRC_CPU_VAL ((MUX_HPM_SEL_MOUTAPLL << 20) \
+ | (MUX_CORE_SEL_MOUTAPLL << 16) \
+ | (MUX_MPLL_SEL_MOUTMPLLFOUT << 8)\
+ | (MUX_APLL_SEL_MOUTMPLLFOUT << 0))
+
+/* CLK_DIV_CPU0 */
+#define APLL_RATIO 0x0
+#define PCLK_DBG_RATIO 0x1
+#define ATB_RATIO 0x3
+#define PERIPH_RATIO 0x3
+#define COREM1_RATIO 0x7
+#define COREM0_RATIO 0x3
+#define CORE_RATIO 0x0
+#define CLK_DIV_CPU0_VAL ((APLL_RATIO << 24) \
+ | (PCLK_DBG_RATIO << 20) \
+ | (ATB_RATIO << 16) \
+ | (PERIPH_RATIO << 12) \
+ | (COREM1_RATIO << 8) \
+ | (COREM0_RATIO << 4) \
+ | (CORE_RATIO << 0))
+
+/* CLK_DIV_CPU1 */
+#define HPM_RATIO 0x0
+#define COPY_RATIO 0x3
+#define CLK_DIV_CPU1_VAL ((HPM_RATIO << 4) | (COPY_RATIO))
+
+/* CLK_DIV_DMC0 */
+#define CORE_TIMERS_RATIO 0x1
+#define COPY2_RATIO 0x3
+#define DMCP_RATIO 0x1
+#define DMCD_RATIO 0x1
+#define DMC_RATIO 0x1
+#define DPHY_RATIO 0x1
+#define ACP_PCLK_RATIO 0x1
+#define ACP_RATIO 0x3
+#define CLK_DIV_DMC0_VAL ((CORE_TIMERS_RATIO << 28) \
+ | (COPY2_RATIO << 24) \
+ | (DMCP_RATIO << 20) \
+ | (DMCD_RATIO << 16) \
+ | (DMC_RATIO << 12) \
+ | (DPHY_RATIO << 8) \
+ | (ACP_PCLK_RATIO << 4) \
+ | (ACP_RATIO << 0))
+
+/* CLK_DIV_DMC1 */
+#define DPM_RATIO 0x1
+#define DVSEM_RATIO 0x1
+#define PWI_RATIO 0x1
+#define CLK_DIV_DMC1_VAL ((DPM_RATIO << 24) \
+ | (DVSEM_RATIO << 16) \
+ | (PWI_RATIO << 8))
+
+/* CLK_SRC_TOP0 */
+#define MUX_ONENAND_SEL_ACLK_133 0x0
+#define MUX_ONENAND_SEL_ACLK_160 0x1
+#define MUX_ACLK_133_SEL_SCLKMPLL 0x0
+#define MUX_ACLK_133_SEL_SCLKAPLL 0x1
+#define MUX_ACLK_160_SEL_SCLKMPLL 0x0
+#define MUX_ACLK_160_SEL_SCLKAPLL 0x1
+#define MUX_ACLK_100_SEL_SCLKMPLL 0x0
+#define MUX_ACLK_100_SEL_SCLKAPLL 0x1
+#define MUX_ACLK_200_SEL_SCLKMPLL 0x0
+#define MUX_ACLK_200_SEL_SCLKAPLL 0x1
+#define MUX_VPLL_SEL_FINPLL 0x0
+#define MUX_VPLL_SEL_FOUTVPLL 0x1
+#define MUX_EPLL_SEL_FINPLL 0x0
+#define MUX_EPLL_SEL_FOUTEPLL 0x1
+#define MUX_ONENAND_1_SEL_MOUTONENAND 0x0
+#define MUX_ONENAND_1_SEL_SCLKVPLL 0x1
+#define CLK_SRC_TOP0_VAL ((MUX_ONENAND_SEL_ACLK_160 << 28) \
+ | (MUX_ACLK_133_SEL_SCLKMPLL << 24) \
+ | (MUX_ACLK_160_SEL_SCLKMPLL << 20) \
+ | (MUX_ACLK_100_SEL_SCLKMPLL << 16) \
+ | (MUX_ACLK_200_SEL_SCLKMPLL << 12) \
+ | (MUX_VPLL_SEL_FOUTVPLL << 8) \
+ | (MUX_EPLL_SEL_FOUTEPLL << 4) \
+ | (MUX_ONENAND_1_SEL_MOUTONENAND << 0))
+
+/* CLK_DIV_TOP */
+#define ONENAND_RATIO 0x0
+#define ACLK_133_RATIO 0x5
+#define ACLK_160_RATIO 0x4
+#define ACLK_100_RATIO 0x7
+#define ACLK_200_RATIO 0x3
+#define CLK_DIV_TOP_VAL ((ONENAND_RATIO << 16) \
+ | (ACLK_133_RATIO << 12)\
+ | (ACLK_160_RATIO << 8) \
+ | (ACLK_100_RATIO << 4) \
+ | (ACLK_200_RATIO << 0))
+
+/* CLK_DIV_LEFTBUS */
+#define GPL_RATIO 0x1
+#define GDL_RATIO 0x3
+#define CLK_DIV_LEFTBUS_VAL ((GPL_RATIO << 4) | (GDL_RATIO))
+
+/* CLK_DIV_RIGHTBUS */
+#define GPR_RATIO 0x1
+#define GDR_RATIO 0x3
+#define CLK_DIV_RIGHTBUS_VAL ((GPR_RATIO << 4) | (GDR_RATIO))
+
+/* CLK_SRS_FSYS: 6 = SCLKMPLL */
+#define SATA_SEL_SCLKMPLL 0
+#define SATA_SEL_SCLKAPLL 1
+
+#define MMC_SEL_XXTI 0
+#define MMC_SEL_XUSBXTI 1
+#define MMC_SEL_SCLK_HDMI24M 2
+#define MMC_SEL_SCLK_USBPHY0 3
+#define MMC_SEL_SCLK_USBPHY1 4
+#define MMC_SEL_SCLK_HDMIPHY 5
+#define MMC_SEL_SCLKMPLL 6
+#define MMC_SEL_SCLKEPLL 7
+#define MMC_SEL_SCLKVPLL 8
+
+#define MMCC0_SEL MMC_SEL_SCLKMPLL
+#define MMCC1_SEL MMC_SEL_SCLKMPLL
+#define MMCC2_SEL MMC_SEL_SCLKMPLL
+#define MMCC3_SEL MMC_SEL_SCLKMPLL
+#define MMCC4_SEL MMC_SEL_SCLKMPLL
+#define CLK_SRC_FSYS_VAL ((SATA_SEL_SCLKMPLL << 24) \
+ | (MMCC4_SEL << 16) \
+ | (MMCC3_SEL << 12) \
+ | (MMCC2_SEL << 8) \
+ | (MMCC1_SEL << 4) \
+ | (MMCC0_SEL << 0))
+
+/* SCLK_MMC[0-4] = MOUTMMC[0-4]/(MMC[0-4]_RATIO + 1)/(MMC[0-4]_PRE_RATIO +1) */
+/* CLK_DIV_FSYS1: 800(MPLL) / (15 + 1) */
+#define MMC0_RATIO 0xF
+#define MMC0_PRE_RATIO 0x0
+#define MMC1_RATIO 0xF
+#define MMC1_PRE_RATIO 0x0
+#define CLK_DIV_FSYS1_VAL ((MMC1_PRE_RATIO << 24) \
+ | (MMC1_RATIO << 16) \
+ | (MMC0_PRE_RATIO << 8) \
+ | (MMC0_RATIO << 0))
+
+/* CLK_DIV_FSYS2: 800(MPLL) / (15 + 1) */
+#define MMC2_RATIO 0xF
+#define MMC2_PRE_RATIO 0x0
+#define MMC3_RATIO 0xF
+#define MMC3_PRE_RATIO 0x0
+#define CLK_DIV_FSYS2_VAL ((MMC3_PRE_RATIO << 24) \
+ | (MMC3_RATIO << 16) \
+ | (MMC2_PRE_RATIO << 8) \
+ | (MMC2_RATIO << 0))
+
+/* CLK_DIV_FSYS3: 800(MPLL) / (15 + 1) */
+#define MMC4_RATIO 0xF
+#define MMC4_PRE_RATIO 0x0
+#define CLK_DIV_FSYS3_VAL ((MMC4_PRE_RATIO << 8) \
+ | (MMC4_RATIO << 0))
+
+/* CLK_SRC_PERIL0 */
+#define UART_SEL_XXTI 0
+#define UART_SEL_XUSBXTI 1
+#define UART_SEL_SCLK_HDMI24M 2
+#define UART_SEL_SCLK_USBPHY0 3
+#define UART_SEL_SCLK_USBPHY1 4
+#define UART_SEL_SCLK_HDMIPHY 5
+#define UART_SEL_SCLKMPLL 6
+#define UART_SEL_SCLKEPLL 7
+#define UART_SEL_SCLKVPLL 8
+
+#define UART0_SEL UART_SEL_SCLKMPLL
+#define UART1_SEL UART_SEL_SCLKMPLL
+#define UART2_SEL UART_SEL_SCLKMPLL
+#define UART3_SEL UART_SEL_SCLKMPLL
+#define UART4_SEL UART_SEL_SCLKMPLL
+#define UART5_SEL UART_SEL_SCLKMPLL
+#define CLK_SRC_PERIL0_VAL ((UART5_SEL << 16) \
+ | (UART4_SEL << 12) \
+ | (UART3_SEL << 12) \
+ | (UART2_SEL << 8) \
+ | (UART1_SEL << 4) \
+ | (UART0_SEL << 0))
+
+/* SCLK_UART[0-4] = MOUTUART[0-4] / (UART[0-4]_RATIO + 1) */
+/* CLK_DIV_PERIL0 */
+#define UART0_RATIO 7
+#define UART1_RATIO 7
+#define UART2_RATIO 7
+#define UART3_RATIO 4
+#define UART4_RATIO 7
+#define UART5_RATIO 7
+#define CLK_DIV_PERIL0_VAL ((UART5_RATIO << 16) \
+ | (UART4_RATIO << 12) \
+ | (UART3_RATIO << 12) \
+ | (UART2_RATIO << 8) \
+ | (UART1_RATIO << 4) \
+ | (UART0_RATIO << 0))
+
+/* CLK_DIV_PERIL3 */
+#define SLIMBUS_RATIO 0x0
+#define PWM_RATIO 0x8
+#define CLK_DIV_PERIL3_VAL ((SLIMBUS_RATIO << 4) \
+ | (PWM_RATIO << 0))
+
+/* Required period to generate a stable clock output */
+/* PLL_LOCK_TIME */
+#define PLL_LOCKTIME 0x1C20
+
+/* PLL Values */
+#define DISABLE 0
+#define ENABLE 1
+#define SET_PLL(mdiv, pdiv, sdiv) ((ENABLE << 31)\
+ | (mdiv << 16) \
+ | (pdiv << 8) \
+ | (sdiv << 0))
+
+/* APLL_CON0: 800MHz */
+#define APLL_MDIV 0xC8
+#define APLL_PDIV 0x6
+#define APLL_SDIV 0x1
+#define APLL_CON0_VAL SET_PLL(APLL_MDIV, APLL_PDIV, APLL_SDIV)
+
+/* APLL_CON1 */
+#define APLL_AFC_ENB 0x1
+#define APLL_AFC 0x1C
+#define APLL_CON1_VAL ((APLL_AFC_ENB << 31) | (APLL_AFC << 0))
+
+/* MPLL_CON0: 800MHz */
+#define MPLL_MDIV 0xC8
+#define MPLL_PDIV 0x6
+#define MPLL_SDIV 0x1
+#define MPLL_CON0_VAL SET_PLL(MPLL_MDIV, MPLL_PDIV, MPLL_SDIV)
+
+/* MPLL_CON1 */
+#define MPLL_AFC_ENB 0x1
+#define MPLL_AFC 0x1C
+#define MPLL_CON1_VAL ((MPLL_AFC_ENB << 31) | (MPLL_AFC << 0))
+
+/* EPLL_CON0: 96MHz */
+#define EPLL_MDIV 0x30
+#define EPLL_PDIV 0x3
+#define EPLL_SDIV 0x2
+#define EPLL_CON0_VAL SET_PLL(EPLL_MDIV, EPLL_PDIV, EPLL_SDIV)
+
+/* EPLL_CON1 */
+#define EPLL_K 0x0
+#define EPLL_CON1_VAL (EPLL_K >> 0)
+
+/* VPLL_CON0: 108MHz */
+#define VPLL_MDIV 0x35
+#define VPLL_PDIV 0x3
+#define VPLL_SDIV 0x2
+#define VPLL_CON0_VAL SET_PLL(VPLL_MDIV, VPLL_PDIV, VPLL_SDIV)
+
+/* VPLL_CON1 */
+#define VPLL_SSCG_EN DISABLE
+#define VPLL_SEL_PF_DN_SPREAD 0x0
+#define VPLL_MRR 0x11
+#define VPLL_MFR 0x0
+#define VPLL_K 0x400
+#define VPLL_CON1_VAL ((VPLL_SSCG_EN << 31)\
+ | (VPLL_SEL_PF_DN_SPREAD << 29) \
+ | (VPLL_MRR << 24) \
+ | (VPLL_MFR << 16) \
+ | (VPLL_K << 0))
+
+/* CLOCK GATE */
+#define CLK_DIS 0x0
+#define CLK_EN 0x1
+
+#define BIT_CAM_CLK_PIXELASYNCM1 18
+#define BIT_CAM_CLK_PIXELASYNCM0 17
+#define BIT_CAM_CLK_PPMUCAMIF 16
+#define BIT_CAM_CLK_QEFIMC3 15
+#define BIT_CAM_CLK_QEFIMC2 14
+#define BIT_CAM_CLK_QEFIMC1 13
+#define BIT_CAM_CLK_QEFIMC0 12
+#define BIT_CAM_CLK_SMMUJPEG 11
+#define BIT_CAM_CLK_SMMUFIMC3 10
+#define BIT_CAM_CLK_SMMUFIMC2 9
+#define BIT_CAM_CLK_SMMUFIMC1 8
+#define BIT_CAM_CLK_SMMUFIMC0 7
+#define BIT_CAM_CLK_JPEG 6
+#define BIT_CAM_CLK_CSIS1 5
+#define BIT_CAM_CLK_CSIS0 4
+#define BIT_CAM_CLK_FIMC3 3
+#define BIT_CAM_CLK_FIMC2 2
+#define BIT_CAM_CLK_FIMC1 1
+#define BIT_CAM_CLK_FIMC0 0
+#define CLK_GATE_IP_CAM_ALL_EN ((CLK_EN << BIT_CAM_CLK_PIXELASYNCM1)\
+ | (CLK_EN << BIT_CAM_CLK_PIXELASYNCM0)\
+ | (CLK_EN << BIT_CAM_CLK_PPMUCAMIF)\
+ | (CLK_EN << BIT_CAM_CLK_QEFIMC3)\
+ | (CLK_EN << BIT_CAM_CLK_QEFIMC2)\
+ | (CLK_EN << BIT_CAM_CLK_QEFIMC1)\
+ | (CLK_EN << BIT_CAM_CLK_QEFIMC0)\
+ | (CLK_EN << BIT_CAM_CLK_SMMUJPEG)\
+ | (CLK_EN << BIT_CAM_CLK_SMMUFIMC3)\
+ | (CLK_EN << BIT_CAM_CLK_SMMUFIMC2)\
+ | (CLK_EN << BIT_CAM_CLK_SMMUFIMC1)\
+ | (CLK_EN << BIT_CAM_CLK_SMMUFIMC0)\
+ | (CLK_EN << BIT_CAM_CLK_JPEG)\
+ | (CLK_EN << BIT_CAM_CLK_CSIS1)\
+ | (CLK_EN << BIT_CAM_CLK_CSIS0)\
+ | (CLK_EN << BIT_CAM_CLK_FIMC3)\
+ | (CLK_EN << BIT_CAM_CLK_FIMC2)\
+ | (CLK_EN << BIT_CAM_CLK_FIMC1)\
+ | (CLK_EN << BIT_CAM_CLK_FIMC0))
+#define CLK_GATE_IP_CAM_ALL_DIS ~CLK_GATE_IP_CAM_ALL_EN
+
+#define BIT_VP_CLK_PPMUTV 5
+#define BIT_VP_CLK_SMMUTV 4
+#define BIT_VP_CLK_HDMI 3
+#define BIT_VP_CLK_TVENC 2
+#define BIT_VP_CLK_MIXER 1
+#define BIT_VP_CLK_VP 0
+#define CLK_GATE_IP_VP_ALL_EN ((CLK_EN << BIT_VP_CLK_PPMUTV)\
+ | (CLK_EN << BIT_VP_CLK_SMMUTV)\
+ | (CLK_EN << BIT_VP_CLK_HDMI)\
+ | (CLK_EN << BIT_VP_CLK_TVENC)\
+ | (CLK_EN << BIT_VP_CLK_MIXER)\
+ | (CLK_EN << BIT_VP_CLK_VP))
+#define CLK_GATE_IP_VP_ALL_DIS ~CLK_GATE_IP_VP_ALL_EN
+
+#define BIT_MFC_CLK_PPMUMFC_R 4
+#define BIT_MFC_CLK_PPMUMFC_L 3
+#define BIT_MFC_CLK_SMMUMFC_R 2
+#define BIT_MFC_CLK_SMMUMFC_L 1
+#define BIT_MFC_CLK_MFC 0
+#define CLK_GATE_IP_MFC_ALL_EN ((CLK_EN << BIT_MFC_CLK_PPMUMFC_R)\
+ | (CLK_EN << BIT_MFC_CLK_PPMUMFC_L)\
+ | (CLK_EN << BIT_MFC_CLK_SMMUMFC_R)\
+ | (CLK_EN << BIT_MFC_CLK_SMMUMFC_L)\
+ | (CLK_EN << BIT_MFC_CLK_MFC))
+#define CLK_GATE_IP_MFC_ALL_DIS ~CLK_GATE_IP_MFC_ALL_EN
+
+#define BIT_G3D_CLK_QEG3D 2
+#define BIT_G3D_CLK_PPMUG3D 1
+#define BIT_G3D_CLK_G3D 0
+#define CLK_GATE_IP_G3D_ALL_EN ((CLK_EN << BIT_G3D_CLK_QEG3D)\
+ | (CLK_EN << BIT_G3D_CLK_PPMUG3D)\
+ | (CLK_EN << BIT_G3D_CLK_G3D))
+#define CLK_GATE_IP_G3D_ALL_DIS ~CLK_GATE_IP_G3D_ALL_EN
+
+#define BIT_IMAGE_CLK_PPMUIMAGE 9
+#define BIT_IMAGE_CLK_QEMDMA 8
+#define BIT_IMAGE_CLK_QEROTATOR 7
+#define BIT_IMAGE_CLK_QEG2D 6
+#define BIT_IMAGE_CLK_SMMUMDMA 5
+#define BIT_IMAGE_CLK_SMMUROTATOR 4
+#define BIT_IMAGE_CLK_SMMUG2D 3
+#define BIT_IMAGE_CLK_MDMA 2
+#define BIT_IMAGE_CLK_ROTATOR 1
+#define BIT_IMAGE_CLK_G2D 0
+#define CLK_GATE_IP_IMAGE_ALL_EN ((CLK_EN << BIT_IMAGE_CLK_PPMUIMAGE)\
+ | (CLK_EN << BIT_IMAGE_CLK_QEMDMA)\
+ | (CLK_EN << BIT_IMAGE_CLK_QEROTATOR)\
+ | (CLK_EN << BIT_IMAGE_CLK_QEG2D)\
+ | (CLK_EN << BIT_IMAGE_CLK_SMMUMDMA)\
+ | (CLK_EN << BIT_IMAGE_CLK_SMMUROTATOR)\
+ | (CLK_EN << BIT_IMAGE_CLK_SMMUG2D)\
+ | (CLK_EN << BIT_IMAGE_CLK_MDMA)\
+ | (CLK_EN << BIT_IMAGE_CLK_ROTATOR)\
+ | (CLK_EN << BIT_IMAGE_CLK_G2D))
+#define CLK_GATE_IP_IMAGE_ALL_DIS ~CLK_GATE_IP_IMAGE_ALL_EN
+
+#define BIT_LCD0_CLK_PPMULCD0 5
+#define BIT_LCD0_CLK_SMMUFIMD0 4
+#define BIT_LCD0_CLK_DSIM0 3
+#define BIT_LCD0_CLK_MDNIE0 2
+#define BIT_LCD0_CLK_MIE0 1
+#define BIT_LCD0_CLK_FIMD0 0
+#define CLK_GATE_IP_LCD0_ALL_EN ((CLK_EN << BIT_LCD0_CLK_PPMULCD0)\
+ | (CLK_EN << BIT_LCD0_CLK_SMMUFIMD0)\
+ | (CLK_EN << BIT_LCD0_CLK_DSIM0)\
+ | (CLK_EN << BIT_LCD0_CLK_MDNIE0)\
+ | (CLK_EN << BIT_LCD0_CLK_MIE0)\
+ | (CLK_EN << BIT_LCD0_CLK_FIMD0))
+#define CLK_GATE_IP_LCD0_ALL_DIS ~CLK_GATE_IP_LCD0_ALL_EN
+
+#define BIT_LCD1_CLK_PPMULCD1 5
+#define BIT_LCD1_CLK_SMMUFIMD1 4
+#define BIT_LCD1_CLK_DSIM1 3
+#define BIT_LCD1_CLK_MDNIE1 2
+#define BIT_LCD1_CLK_MIE1 1
+#define BIT_LCD1_CLK_FIMD1 0
+#define CLK_GATE_IP_LCD1_ALL_EN ((CLK_EN << BIT_LCD1_CLK_PPMULCD1)\
+ | (CLK_EN << BIT_LCD1_CLK_SMMUFIMD1)\
+ | (CLK_EN << BIT_LCD1_CLK_DSIM1)\
+ | (CLK_EN << BIT_LCD1_CLK_MDNIE1)\
+ | (CLK_EN << BIT_LCD1_CLK_MIE1)\
+ | (CLK_EN << BIT_LCD1_CLK_FIMD1))
+#define CLK_GATE_IP_LCD1_ALL_DIS ~CLK_GATE_IP_LCD1_ALL_EN
+
+#define BIT_FSYS_CLK_SMMUPCIE 18
+#define BIT_FSYS_CLK_PPMUFILE 17
+#define BIT_FSYS_CLK_NFCON 16
+#define BIT_FSYS_CLK_ONENAND 15
+#define BIT_FSYS_CLK_PCIE 14
+#define BIT_FSYS_CLK_USBDEVICE 13
+#define BIT_FSYS_CLK_USBHOST 12
+#define BIT_FSYS_CLK_SROMC 11
+#define BIT_FSYS_CLK_SATA 10
+#define BIT_FSYS_CLK_SDMMC4 9
+#define BIT_FSYS_CLK_SDMMC3 8
+#define BIT_FSYS_CLK_SDMMC2 7
+#define BIT_FSYS_CLK_SDMMC1 6
+#define BIT_FSYS_CLK_SDMMC0 5
+#define BIT_FSYS_CLK_TSI 4
+#define BIT_FSYS_CLK_SATAPHY 3
+#define BIT_FSYS_CLK_PCIEPHY 2
+#define BIT_FSYS_CLK_PDMA1 1
+#define BIT_FSYS_CLK_PDMA0 0
+#define CLK_GATE_IP_FSYS_ALL_EN ((CLK_EN << BIT_FSYS_CLK_SMMUPCIE)\
+ | (CLK_EN << BIT_FSYS_CLK_PPMUFILE)\
+ | (CLK_EN << BIT_FSYS_CLK_NFCON)\
+ | (CLK_EN << BIT_FSYS_CLK_ONENAND)\
+ | (CLK_EN << BIT_FSYS_CLK_PCIE)\
+ | (CLK_EN << BIT_FSYS_CLK_USBDEVICE)\
+ | (CLK_EN << BIT_FSYS_CLK_USBHOST)\
+ | (CLK_EN << BIT_FSYS_CLK_SROMC)\
+ | (CLK_EN << BIT_FSYS_CLK_SATA)\
+ | (CLK_EN << BIT_FSYS_CLK_SDMMC4)\
+ | (CLK_EN << BIT_FSYS_CLK_SDMMC3)\
+ | (CLK_EN << BIT_FSYS_CLK_SDMMC2)\
+ | (CLK_EN << BIT_FSYS_CLK_SDMMC1)\
+ | (CLK_EN << BIT_FSYS_CLK_SDMMC0)\
+ | (CLK_EN << BIT_FSYS_CLK_TSI)\
+ | (CLK_EN << BIT_FSYS_CLK_SATAPHY)\
+ | (CLK_EN << BIT_FSYS_CLK_PCIEPHY)\
+ | (CLK_EN << BIT_FSYS_CLK_PDMA1)\
+ | (CLK_EN << BIT_FSYS_CLK_PDMA0))
+#define CLK_GATE_IP_FSYS_ALL_DIS ~CLK_GATE_IP_FSYS_ALL_EN
+
+#define BIT_GPS_CLK_SMMUGPS 1
+#define BIT_GPS_CLK_GPS 0
+#define CLK_GATE_IP_GPS_ALL_EN ((CLK_EN << BIT_GPS_CLK_SMMUGPS)\
+ | (CLK_EN << BIT_GPS_CLK_GPS))
+#define CLK_GATE_IP_GPS_ALL_DIS ~CLK_GATE_IP_GPS_ALL_EN
+
+#define BIT_PERIL_CLK_MODEMIF 28
+#define BIT_PERIL_CLK_AC97 27
+#define BIT_PERIL_CLK_SPDIF 26
+#define BIT_PERIL_CLK_SLIMBUS 25
+#define BIT_PERIL_CLK_PWM 24
+#define BIT_PERIL_CLK_PCM2 23
+#define BIT_PERIL_CLK_PCM1 22
+#define BIT_PERIL_CLK_I2S2 21
+#define BIT_PERIL_CLK_I2S1 20
+#define BIT_PERIL_CLK_RESERVED0 19
+#define BIT_PERIL_CLK_SPI2 18
+#define BIT_PERIL_CLK_SPI1 17
+#define BIT_PERIL_CLK_SPI0 16
+#define BIT_PERIL_CLK_TSADC 15
+#define BIT_PERIL_CLK_I2CHDMI 14
+#define BIT_PERIL_CLK_I2C7 13
+#define BIT_PERIL_CLK_I2C6 12
+#define BIT_PERIL_CLK_I2C5 11
+#define BIT_PERIL_CLK_I2C4 10
+#define BIT_PERIL_CLK_I2C3 9
+#define BIT_PERIL_CLK_I2C2 8
+#define BIT_PERIL_CLK_I2C1 7
+#define BIT_PERIL_CLK_I2C0 6
+#define BIT_PERIL_CLK_RESERVED1 5
+#define BIT_PERIL_CLK_UART4 4
+#define BIT_PERIL_CLK_UART3 3
+#define BIT_PERIL_CLK_UART2 2
+#define BIT_PERIL_CLK_UART1 1
+#define BIT_PERIL_CLK_UART0 0
+#define CLK_GATE_IP_PERIL_ALL_EN ((CLK_EN << BIT_PERIL_CLK_MODEMIF)\
+ | (CLK_EN << BIT_PERIL_CLK_AC97)\
+ | (CLK_EN << BIT_PERIL_CLK_SPDIF)\
+ | (CLK_EN << BIT_PERIL_CLK_SLIMBUS)\
+ | (CLK_EN << BIT_PERIL_CLK_PWM)\
+ | (CLK_EN << BIT_PERIL_CLK_PCM2)\
+ | (CLK_EN << BIT_PERIL_CLK_PCM1)\
+ | (CLK_EN << BIT_PERIL_CLK_I2S2)\
+ | (CLK_EN << BIT_PERIL_CLK_I2S1)\
+ | (CLK_EN << BIT_PERIL_CLK_RESERVED0)\
+ | (CLK_EN << BIT_PERIL_CLK_SPI2)\
+ | (CLK_EN << BIT_PERIL_CLK_SPI1)\
+ | (CLK_EN << BIT_PERIL_CLK_SPI0)\
+ | (CLK_EN << BIT_PERIL_CLK_TSADC)\
+ | (CLK_EN << BIT_PERIL_CLK_I2CHDMI)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C7)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C6)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C5)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C4)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C3)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C2)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C1)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C0)\
+ | (CLK_EN << BIT_PERIL_CLK_RESERVED1)\
+ | (CLK_EN << BIT_PERIL_CLK_UART4)\
+ | (CLK_EN << BIT_PERIL_CLK_UART3)\
+ | (CLK_EN << BIT_PERIL_CLK_UART2)\
+ | (CLK_EN << BIT_PERIL_CLK_UART1)\
+ | (CLK_EN << BIT_PERIL_CLK_UART0))
+#define CLK_GATE_IP_PERIL_ALL_DIS ~CLK_GATE_IP_PERIL_ALL_EN
+
+#define BIT_PERIR_CLK_TMU_APBIF 17
+#define BIT_PERIR_CLK_KEYIF 16
+#define BIT_PERIR_CLK_RTC 15
+#define BIT_PERIR_CLK_WDT 14
+#define BIT_PERIR_CLK_MCT 13
+#define BIT_PERIR_CLK_SECKEY 12
+#define BIT_PERIR_CLK_HDMI_CEC 11
+#define BIT_PERIR_CLK_TZPC5 10
+#define BIT_PERIR_CLK_TZPC4 9
+#define BIT_PERIR_CLK_TZPC3 8
+#define BIT_PERIR_CLK_TZPC2 7
+#define BIT_PERIR_CLK_TZPC1 6
+#define BIT_PERIR_CLK_TZPC0 5
+#define BIT_PERIR_CLK_CMU_DMCPART 4
+#define BIT_PERIR_CLK_RESERVED 3
+#define BIT_PERIR_CLK_CMU_APBIF 2
+#define BIT_PERIR_CLK_SYSREG 1
+#define BIT_PERIR_CLK_CHIP_ID 0
+#define CLK_GATE_IP_PERIR_ALL_EN ((CLK_EN << BIT_PERIR_CLK_TMU_APBIF)\
+ | (CLK_EN << BIT_PERIR_CLK_KEYIF)\
+ | (CLK_EN << BIT_PERIR_CLK_RTC)\
+ | (CLK_EN << BIT_PERIR_CLK_WDT)\
+ | (CLK_EN << BIT_PERIR_CLK_MCT)\
+ | (CLK_EN << BIT_PERIR_CLK_SECKEY)\
+ | (CLK_EN << BIT_PERIR_CLK_HDMI_CEC)\
+ | (CLK_EN << BIT_PERIR_CLK_TZPC5)\
+ | (CLK_EN << BIT_PERIR_CLK_TZPC4)\
+ | (CLK_EN << BIT_PERIR_CLK_TZPC3)\
+ | (CLK_EN << BIT_PERIR_CLK_TZPC2)\
+ | (CLK_EN << BIT_PERIR_CLK_TZPC1)\
+ | (CLK_EN << BIT_PERIR_CLK_TZPC0)\
+ | (CLK_EN << BIT_PERIR_CLK_CMU_DMCPART)\
+ | (CLK_EN << BIT_PERIR_CLK_RESERVED)\
+ | (CLK_EN << BIT_PERIR_CLK_CMU_APBIF)\
+ | (CLK_EN << BIT_PERIR_CLK_SYSREG)\
+ | (CLK_EN << BIT_PERIR_CLK_CHIP_ID))
+#define CLK_GATE_IP_PERIR_ALL_DIS ~CLK_GATE_IP_PERIR_ALL_EN
+
+#define BIT_BLOCK_CLK_GPS 7
+#define BIT_BLOCK_CLK_RESERVED 6
+#define BIT_BLOCK_CLK_LCD1 5
+#define BIT_BLOCK_CLK_LCD0 4
+#define BIT_BLOCK_CLK_G3D 3
+#define BIT_BLOCK_CLK_MFC 2
+#define BIT_BLOCK_CLK_TV 1
+#define BIT_BLOCK_CLK_CAM 0
+#define CLK_GATE_BLOCK_ALL_EN ((CLK_EN << BIT_BLOCK_CLK_GPS)\
+ | (CLK_EN << BIT_BLOCK_CLK_RESERVED)\
+ | (CLK_EN << BIT_BLOCK_CLK_LCD1)\
+ | (CLK_EN << BIT_BLOCK_CLK_LCD0)\
+ | (CLK_EN << BIT_BLOCK_CLK_G3D)\
+ | (CLK_EN << BIT_BLOCK_CLK_MFC)\
+ | (CLK_EN << BIT_BLOCK_CLK_TV)\
+ | (CLK_EN << BIT_BLOCK_CLK_CAM))
+#define CLK_GATE_BLOCK_ALL_DIS ~CLK_GATE_BLOCK_ALL_EN
+
+/*
+ * GATE CAM : All block
+ * GATE VP : All block
+ * GATE MFC : All block
+ * GATE G3D : All block
+ * GATE IMAGE : All block
+ * GATE LCD0 : All block
+ * GATE LCD1 : All block
+ * GATE FSYS : Enable - PDMA0,1, SDMMC0,2, USBHOST, USBDEVICE, PPMUFILE
+ * GATE GPS : All block
+ * GATE PERI Left : All Enable, Block - SLIMBUS, SPDIF, AC97
+ * GATE PERI Right : All Enable, Block - KEYIF
+ * GATE Block : All block
+ */
+#define CLK_GATE_IP_CAM_VAL CLK_GATE_IP_CAM_ALL_DIS
+#define CLK_GATE_IP_VP_VAL CLK_GATE_IP_VP_ALL_DIS
+#define CLK_GATE_IP_MFC_VAL CLK_GATE_IP_MFC_ALL_DIS
+#define CLK_GATE_IP_G3D_VAL CLK_GATE_IP_G3D_ALL_DIS
+#define CLK_GATE_IP_IMAGE_VAL CLK_GATE_IP_IMAGE_ALL_DIS
+#define CLK_GATE_IP_LCD0_VAL CLK_GATE_IP_LCD0_ALL_DIS
+#define CLK_GATE_IP_LCD1_VAL CLK_GATE_IP_LCD1_ALL_DIS
+#define CLK_GATE_IP_FSYS_VAL (CLK_GATE_IP_FSYS_ALL_DIS \
+ | (CLK_EN << BIT_FSYS_CLK_PPMUFILE)\
+ | (CLK_EN << BIT_FSYS_CLK_USBDEVICE)\
+ | (CLK_EN << BIT_FSYS_CLK_USBHOST)\
+ | (CLK_EN << BIT_FSYS_CLK_SROMC)\
+ | (CLK_EN << BIT_FSYS_CLK_SDMMC2)\
+ | (CLK_EN << BIT_FSYS_CLK_SDMMC0)\
+ | (CLK_EN << BIT_FSYS_CLK_PDMA1)\
+ | (CLK_EN << BIT_FSYS_CLK_PDMA0))
+#define CLK_GATE_IP_GPS_VAL CLK_GATE_IP_GPS_ALL_DIS
+#define CLK_GATE_IP_PERIL_VAL (CLK_GATE_IP_PERIL_ALL_DIS \
+ | ~((CLK_EN << BIT_PERIL_CLK_AC97)\
+ | (CLK_EN << BIT_PERIL_CLK_SPDIF)\
+ | (CLK_EN << BIT_PERIL_CLK_I2C2)\
+ | (CLK_EN << BIT_PERIL_CLK_SLIMBUS)))
+#define CLK_GATE_IP_PERIR_VAL (CLK_GATE_IP_PERIR_ALL_DIS \
+ | ~((CLK_EN << BIT_PERIR_CLK_KEYIF)))
+#define CLK_GATE_BLOCK_VAL CLK_GATE_BLOCK_ALL_DIS
+
+/* PS_HOLD: Data Hight, Output En */
+#define BIT_DAT 8
+#define BIT_EN 9
+#define EXYNOS4_PS_HOLD_CON_VAL (0x1 << BIT_DAT | 0x1 << BIT_EN)
+
+#endif
diff --git a/board/samsung/trats/trats.c b/board/samsung/trats/trats.c
new file mode 100644
index 0000000..2925cff
--- /dev/null
+++ b/board/samsung/trats/trats.c
@@ -0,0 +1,379 @@
+/*
+ * Copyright (C) 2011 Samsung Electronics
+ * Heungjun Kim <riverful.kim@samsung.com>
+ * Kyungmin Park <kyungmin.park@samsung.com>
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#include <common.h>
+#include <asm/io.h>
+#include <asm/arch/cpu.h>
+#include <asm/arch/gpio.h>
+#include <asm/arch/mmc.h>
+#include <asm/arch/clock.h>
+#include <asm/arch/watchdog.h>
+#include <asm/arch/power.h>
+#include <pmic.h>
+#include <usb/s3c_udc.h>
+#include <max8998_pmic.h>
+
+#include "setup.h"
+
+DECLARE_GLOBAL_DATA_PTR;
+
+unsigned int board_rev;
+
+#ifdef CONFIG_REVISION_TAG
+u32 get_board_rev(void)
+{
+ return board_rev;
+}
+#endif
+
+static void check_hw_revision(void);
+
+int board_init(void)
+{
+ gd->bd->bi_boot_params = PHYS_SDRAM_1 + 0x100;
+
+ check_hw_revision();
+ printf("HW Revision:\t0x%x\n", board_rev);
+
+#if defined(CONFIG_PMIC)
+ pmic_init();
+#endif
+
+ return 0;
+}
+
+int dram_init(void)
+{
+ gd->ram_size = get_ram_size((long *)PHYS_SDRAM_1, PHYS_SDRAM_1_SIZE) +
+ get_ram_size((long *)PHYS_SDRAM_2, PHYS_SDRAM_2_SIZE);
+
+ return 0;
+}
+
+void dram_init_banksize(void)
+{
+ gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
+ gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
+ gd->bd->bi_dram[1].start = PHYS_SDRAM_2;
+ gd->bd->bi_dram[1].size = PHYS_SDRAM_2_SIZE;
+}
+
+static unsigned int get_hw_revision(void)
+{
+ struct exynos4_gpio_part1 *gpio =
+ (struct exynos4_gpio_part1 *)samsung_get_base_gpio_part1();
+ int hwrev = 0;
+ int i;
+
+ /* hw_rev[3:0] == GPE1[3:0] */
+ for (i = 0; i < 4; i++) {
+ s5p_gpio_cfg_pin(&gpio->e1, i, GPIO_INPUT);
+ s5p_gpio_set_pull(&gpio->e1, i, GPIO_PULL_NONE);
+ }
+
+ udelay(1);
+
+ for (i = 0; i < 4; i++)
+ hwrev |= (s5p_gpio_get_value(&gpio->e1, i) << i);
+
+ debug("hwrev 0x%x\n", hwrev);
+
+ return hwrev;
+}
+
+static void check_hw_revision(void)
+{
+ int hwrev;
+
+ hwrev = get_hw_revision();
+
+ board_rev |= hwrev;
+}
+
+#ifdef CONFIG_DISPLAY_BOARDINFO
+int checkboard(void)
+{
+ puts("Board:\tTRATS\n");
+ return 0;
+}
+#endif
+
+#ifdef CONFIG_GENERIC_MMC
+int board_mmc_init(bd_t *bis)
+{
+ struct exynos4_gpio_part2 *gpio =
+ (struct exynos4_gpio_part2 *)samsung_get_base_gpio_part2();
+ int i, err;
+
+ /* eMMC_EN: SD_0_CDn: GPK0[2] Output High */
+ s5p_gpio_direction_output(&gpio->k0, 2, 1);
+ s5p_gpio_set_pull(&gpio->k0, 2, GPIO_PULL_NONE);
+
+ /*
+ * eMMC GPIO:
+ * SDR 8-bit at 48MHz at MMC0
+ * GPK0[0] SD_0_CLK(2)
+ * GPK0[1] SD_0_CMD(2)
+ * GPK0[2] SD_0_CDn -> Not used
+ * GPK0[3:6] SD_0_DATA[0:3](2)
+ * GPK1[3:6] SD_0_DATA[0:3](3)
+ *
+ * DDR 4-bit at 26MHz at MMC4
+ * GPK0[0] SD_4_CLK(3)
+ * GPK0[1] SD_4_CMD(3)
+ * GPK0[2] SD_4_CDn -> Not used
+ * GPK0[3:6] SD_4_DATA[0:3](3)
+ * GPK1[3:6] SD_4_DATA[4:7](4)
+ */
+ for (i = 0; i < 7; i++) {
+ if (i == 2)
+ continue;
+ /* GPK0[0:6] special function 2 */
+ s5p_gpio_cfg_pin(&gpio->k0, i, 0x2);
+ /* GPK0[0:6] pull disable */
+ s5p_gpio_set_pull(&gpio->k0, i, GPIO_PULL_NONE);
+ /* GPK0[0:6] drv 4x */
+ s5p_gpio_set_drv(&gpio->k0, i, GPIO_DRV_4X);
+ }
+
+ for (i = 3; i < 7; i++) {
+ /* GPK1[3:6] special function 3 */
+ s5p_gpio_cfg_pin(&gpio->k1, i, 0x3);
+ /* GPK1[3:6] pull disable */
+ s5p_gpio_set_pull(&gpio->k1, i, GPIO_PULL_NONE);
+ /* GPK1[3:6] drv 4x */
+ s5p_gpio_set_drv(&gpio->k1, i, GPIO_DRV_4X);
+ }
+
+ /*
+ * MMC device init
+ * mmc0 : eMMC (8-bit buswidth)
+ * mmc2 : SD card (4-bit buswidth)
+ */
+ err = s5p_mmc_init(0, 8);
+
+ /* T-flash detect */
+ s5p_gpio_cfg_pin(&gpio->x3, 4, 0xf);
+ s5p_gpio_set_pull(&gpio->x3, 4, GPIO_PULL_UP);
+
+ /*
+ * Check the T-flash detect pin
+ * GPX3[4] T-flash detect pin
+ */
+ if (!s5p_gpio_get_value(&gpio->x3, 4)) {
+ /*
+ * SD card GPIO:
+ * GPK2[0] SD_2_CLK(2)
+ * GPK2[1] SD_2_CMD(2)
+ * GPK2[2] SD_2_CDn -> Not used
+ * GPK2[3:6] SD_2_DATA[0:3](2)
+ */
+ for (i = 0; i < 7; i++) {
+ if (i == 2)
+ continue;
+ /* GPK2[0:6] special function 2 */
+ s5p_gpio_cfg_pin(&gpio->k2, i, 0x2);
+ /* GPK2[0:6] pull disable */
+ s5p_gpio_set_pull(&gpio->k2, i, GPIO_PULL_NONE);
+ /* GPK2[0:6] drv 4x */
+ s5p_gpio_set_drv(&gpio->k2, i, GPIO_DRV_4X);
+ }
+ err = s5p_mmc_init(2, 4);
+ }
+
+ return err;
+}
+#endif
+
+#ifdef CONFIG_USB_GADGET
+static int s5pc210_phy_control(int on)
+{
+ int ret = 0;
+ struct pmic *p = get_pmic();
+
+ if (pmic_probe(p))
+ return -1;
+
+ if (on) {
+ ret |= pmic_set_output(p,
+ MAX8998_REG_BUCK_ACTIVE_DISCHARGE3,
+ MAX8998_SAFEOUT1, LDO_ON);
+ ret |= pmic_set_output(p, MAX8998_REG_ONOFF1,
+ MAX8998_LDO3, LDO_ON);
+ ret |= pmic_set_output(p, MAX8998_REG_ONOFF2,
+ MAX8998_LDO8, LDO_ON);
+
+ } else {
+ ret |= pmic_set_output(p, MAX8998_REG_ONOFF2,
+ MAX8998_LDO8, LDO_OFF);
+ ret |= pmic_set_output(p, MAX8998_REG_ONOFF1,
+ MAX8998_LDO3, LDO_OFF);
+ ret |= pmic_set_output(p,
+ MAX8998_REG_BUCK_ACTIVE_DISCHARGE3,
+ MAX8998_SAFEOUT1, LDO_OFF);
+ }
+
+ if (ret) {
+ puts("MAX8998 LDO setting error!\n");
+ return -1;
+ }
+
+ return 0;
+}
+
+struct s3c_plat_otg_data s5pc210_otg_data = {
+ .phy_control = s5pc210_phy_control,
+ .regs_phy = EXYNOS4_USBPHY_BASE,
+ .regs_otg = EXYNOS4_USBOTG_BASE,
+ .usb_phy_ctrl = EXYNOS4_USBPHY_CONTROL,
+ .usb_flags = PHY0_SLEEP,
+};
+#endif
+
+static void pmic_reset(void)
+{
+ struct exynos4_gpio_part2 *gpio =
+ (struct exynos4_gpio_part2 *)samsung_get_base_gpio_part2();
+
+ s5p_gpio_direction_output(&gpio->x0, 7, 1);
+ s5p_gpio_set_pull(&gpio->x2, 7, GPIO_PULL_NONE);
+}
+
+static void board_clock_init(void)
+{
+ struct exynos4_clock *clk =
+ (struct exynos4_clock *)samsung_get_base_clock();
+
+ writel(CLK_SRC_CPU_VAL, (unsigned int)&clk->src_cpu);
+ writel(CLK_SRC_TOP0_VAL, (unsigned int)&clk->src_top0);
+ writel(CLK_SRC_FSYS_VAL, (unsigned int)&clk->src_fsys);
+ writel(CLK_SRC_PERIL0_VAL, (unsigned int)&clk->src_peril0);
+
+ writel(CLK_DIV_CPU0_VAL, (unsigned int)&clk->div_cpu0);
+ writel(CLK_DIV_CPU1_VAL, (unsigned int)&clk->div_cpu1);
+ writel(CLK_DIV_DMC0_VAL, (unsigned int)&clk->div_dmc0);
+ writel(CLK_DIV_DMC1_VAL, (unsigned int)&clk->div_dmc1);
+ writel(CLK_DIV_LEFTBUS_VAL, (unsigned int)&clk->div_leftbus);
+ writel(CLK_DIV_RIGHTBUS_VAL, (unsigned int)&clk->div_rightbus);
+ writel(CLK_DIV_TOP_VAL, (unsigned int)&clk->div_top);
+ writel(CLK_DIV_FSYS1_VAL, (unsigned int)&clk->div_fsys1);
+ writel(CLK_DIV_FSYS2_VAL, (unsigned int)&clk->div_fsys2);
+ writel(CLK_DIV_FSYS3_VAL, (unsigned int)&clk->div_fsys3);
+ writel(CLK_DIV_PERIL0_VAL, (unsigned int)&clk->div_peril0);
+ writel(CLK_DIV_PERIL3_VAL, (unsigned int)&clk->div_peril3);
+
+ writel(PLL_LOCKTIME, (unsigned int)&clk->apll_lock);
+ writel(PLL_LOCKTIME, (unsigned int)&clk->mpll_lock);
+ writel(PLL_LOCKTIME, (unsigned int)&clk->epll_lock);
+ writel(PLL_LOCKTIME, (unsigned int)&clk->vpll_lock);
+ writel(APLL_CON1_VAL, (unsigned int)&clk->apll_con1);
+ writel(APLL_CON0_VAL, (unsigned int)&clk->apll_con0);
+ writel(MPLL_CON1_VAL, (unsigned int)&clk->mpll_con1);
+ writel(MPLL_CON0_VAL, (unsigned int)&clk->mpll_con0);
+ writel(EPLL_CON1_VAL, (unsigned int)&clk->epll_con1);
+ writel(EPLL_CON0_VAL, (unsigned int)&clk->epll_con0);
+ writel(VPLL_CON1_VAL, (unsigned int)&clk->vpll_con1);
+ writel(VPLL_CON0_VAL, (unsigned int)&clk->vpll_con0);
+
+ writel(CLK_GATE_IP_CAM_VAL, (unsigned int)&clk->gate_ip_cam);
+ writel(CLK_GATE_IP_VP_VAL, (unsigned int)&clk->gate_ip_tv);
+ writel(CLK_GATE_IP_MFC_VAL, (unsigned int)&clk->gate_ip_mfc);
+ writel(CLK_GATE_IP_G3D_VAL, (unsigned int)&clk->gate_ip_g3d);
+ writel(CLK_GATE_IP_IMAGE_VAL, (unsigned int)&clk->gate_ip_image);
+ writel(CLK_GATE_IP_LCD0_VAL, (unsigned int)&clk->gate_ip_lcd0);
+ writel(CLK_GATE_IP_LCD1_VAL, (unsigned int)&clk->gate_ip_lcd1);
+ writel(CLK_GATE_IP_FSYS_VAL, (unsigned int)&clk->gate_ip_fsys);
+ writel(CLK_GATE_IP_GPS_VAL, (unsigned int)&clk->gate_ip_gps);
+ writel(CLK_GATE_IP_PERIL_VAL, (unsigned int)&clk->gate_ip_peril);
+ writel(CLK_GATE_IP_PERIR_VAL, (unsigned int)&clk->gate_ip_perir);
+ writel(CLK_GATE_BLOCK_VAL, (unsigned int)&clk->gate_block);
+}
+
+static void board_watchdog_disable(void)
+{
+ struct exynos4_watchdog *wd =
+ (struct exynos4_watchdog *)samsung_get_base_watchdog();
+
+ writel(~(WTCON_EN | WTCON_INT), (unsigned int)&wd->wtcon);
+}
+
+static void board_power_init(void)
+{
+ struct exynos4_power *pwr =
+ (struct exynos4_power *)samsung_get_base_power();
+
+ /* PS HOLD */
+ writel(EXYNOS4_PS_HOLD_CON_VAL, (unsigned int)&pwr->ps_hold_control);
+
+ /* Set power down */
+ writel(0, (unsigned int)&pwr->cam_configuration);
+ writel(0, (unsigned int)&pwr->tv_configuration);
+ writel(0, (unsigned int)&pwr->mfc_configuration);
+ writel(0, (unsigned int)&pwr->g3d_configuration);
+ writel(0, (unsigned int)&pwr->lcd1_configuration);
+ writel(0, (unsigned int)&pwr->gps_configuration);
+ writel(0, (unsigned int)&pwr->gps_alive_configuration);
+}
+
+static void board_uart_init(void)
+{
+ struct exynos4_gpio_part1 *gpio1 =
+ (struct exynos4_gpio_part1 *)samsung_get_base_gpio_part1();
+ struct exynos4_gpio_part2 *gpio2 =
+ (struct exynos4_gpio_part2 *)samsung_get_base_gpio_part2();
+ int i;
+
+ /* UART0-UART1 GPIOs (part1) : 0x22222222 */
+ for (i = 0; i < 7; i++) {
+ s5p_gpio_set_pull(&gpio1->a0, i, GPIO_PULL_NONE);
+ s5p_gpio_cfg_pin(&gpio1->a0, i, GPIO_FUNC(0x2));
+ }
+
+ /*
+ * UART2-UART3 GPIOs (part2) : 0x00223322
+ * GPA1CON[3] = I2C_3_SCL (3)
+ * GPA1CON[2] = I2C_3_SDA (3)
+ */
+ for (i = 0; i < 5; i++) {
+ s5p_gpio_set_pull(&gpio1->a1, i, GPIO_PULL_NONE);
+ s5p_gpio_cfg_pin(&gpio1->a1, i,
+ GPIO_FUNC((i == 2 || i == 3) ? 0x3 : 0x2));
+ }
+
+ /* UART_SEL GPY4[7] (part2) at EXYNOS4 */
+ s5p_gpio_set_pull(&gpio2->y4, 7, GPIO_PULL_UP);
+ s5p_gpio_direction_output(&gpio2->y4, 7, 1);
+}
+
+int board_early_init_f(void)
+{
+ board_watchdog_disable();
+
+ pmic_reset();
+ board_clock_init();
+ board_uart_init();
+ board_power_init();
+
+ return 0;
+}
diff --git a/boards.cfg b/boards.cfg
index 4844694..d49551f 100644
--- a/boards.cfg
+++ b/boards.cfg
@@ -222,6 +222,7 @@ smdkc100 arm armv7 smdkc100 samsung
origen arm armv7 origen samsung exynos
s5pc210_universal arm armv7 universal_c210 samsung exynos
smdkv310 arm armv7 smdkv310 samsung exynos
+trats arm armv7 trats samsung exynos
harmony arm armv7 harmony nvidia tegra2
seaboard arm armv7 seaboard nvidia tegra2
ventana arm armv7 ventana nvidia tegra2
diff --git a/include/configs/trats.h b/include/configs/trats.h
new file mode 100644
index 0000000..acb3241
--- /dev/null
+++ b/include/configs/trats.h
@@ -0,0 +1,216 @@
+/*
+ * Copyright (C) 2011 Samsung Electronics
+ * Heungjun Kim <riverful.kim@samsung.com>
+ *
+ * Configuation settings for the SAMSUNG TRATS (EXYNOS4210) board.
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#ifndef __CONFIG_H
+#define __CONFIG_H
+
+/*
+ * High Level Configuration Options
+ * (easy to change)
+ */
+#define CONFIG_SAMSUNG /* in a SAMSUNG core */
+#define CONFIG_S5P /* which is in a S5P Family */
+#define CONFIG_EXYNOS4210 /* which is in a EXYNOS4210 */
+#define CONFIG_TRATS /* working with TRATS */
+
+#include <asm/arch/cpu.h> /* get chip and board defs */
+
+#define CONFIG_ARCH_CPU_INIT
+#define CONFIG_DISPLAY_CPUINFO
+#define CONFIG_DISPLAY_BOARDINFO
+
+/* Keep L2 Cache Disabled */
+#define CONFIG_SYS_L2CACHE_OFF
+
+#define CONFIG_SYS_SDRAM_BASE 0x40000000
+#define CONFIG_SYS_TEXT_BASE 0x63300000
+
+/* input clock of PLL: TRATS has 24MHz input clock at EXYNOS4210 */
+#define CONFIG_SYS_CLK_FREQ_C210 24000000
+
+#define CONFIG_SETUP_MEMORY_TAGS
+#define CONFIG_CMDLINE_TAG
+#define CONFIG_INITRD_TAG
+#define CONFIG_REVISION_TAG
+#define CONFIG_CMDLINE_EDITING
+#define CONFIG_SKIP_LOWLEVEL_INIT
+#define CONFIG_BOARD_EARLY_INIT_F
+
+/* MACH_TYPE_TRATS macro will be removed once added to mach-types */
+#define MACH_TYPE_TRATS 3928
+#define CONFIG_MACH_TYPE MACH_TYPE_TRATS
+
+/* Size of malloc() pool */
+#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (1 << 20))
+
+/* select serial console configuration */
+#define CONFIG_SERIAL_MULTI
+#define CONFIG_SERIAL2 /* use SERIAL 2 */
+#define CONFIG_BAUDRATE 115200
+
+/* MMC */
+#define CONFIG_GENERIC_MMC
+#define CONFIG_MMC
+#define CONFIG_S5P_MMC
+
+/* PWM */
+#define CONFIG_PWM
+
+/* It should define before config_cmd_default.h */
+#define CONFIG_SYS_NO_FLASH
+
+/* Command definition */
+#include <config_cmd_default.h>
+
+#undef CONFIG_CMD_FPGA
+#undef CONFIG_CMD_MISC
+#undef CONFIG_CMD_NET
+#undef CONFIG_CMD_NFS
+#undef CONFIG_CMD_XIMG
+#undef CONFIG_CMD_CACHE
+#undef CONFIG_CMD_ONENAND
+#undef CONFIG_CMD_MTDPARTS
+#define CONFIG_CMD_MMC
+
+#define CONFIG_BOOTDELAY 1
+#define CONFIG_ZERO_BOOTDELAY_CHECK
+#define CONFIG_BOOTARGS "Please use defined boot"
+#define CONFIG_BOOTCOMMAND "run mmcboot"
+
+#define CONFIG_DEFAULT_CONSOLE "console=ttySAC2,115200n8\0"
+#define CONFIG_BOOTBLOCK "10"
+#define CONFIG_ENV_COMMON_BOOT "${console} ${meminfo}"
+
+#define CONFIG_ENV_OVERWRITE
+#define CONFIG_SYS_CONSOLE_INFO_QUIET
+#define CONFIG_SYS_CONSOLE_IS_IN_ENV
+
+#define CONFIG_EXTRA_ENV_SETTINGS \
+ "bootk=" \
+ "run loaduimage; bootm 0x40007FC0\0" \
+ "updatemmc=" \
+ "mmc boot 0 1 1 1; mmc write 0 0x42008000 0 0x200;" \
+ "mmc boot 0 1 1 0\0" \
+ "updatebackup=" \
+ "mmc boot 0 1 1 2; mmc write 0 0x42100000 0 0x200;" \
+ "mmc boot 0 1 1 0\0" \
+ "updatebootb=" \
+ "mmc read 0 0x42100000 0x80 0x200; run updatebackup\0" \
+ "lpj=lpj=3981312\0" \
+ "nfsboot=" \
+ "set bootargs root=/dev/nfs rw " \
+ "nfsroot=${nfsroot},nolock,tcp " \
+ "ip=${ipaddr}:${serverip}:${gatewayip}:" \
+ "${netmask}:generic:usb0:off " CONFIG_ENV_COMMON_BOOT \
+ "; run bootk\0" \
+ "ramfsboot=" \
+ "set bootargs root=/dev/ram0 rw rootfstype=ext2 " \
+ "${console} ${meminfo} " \
+ "initrd=0x43000000,8M ramdisk=8192\0" \
+ "mmcboot=" \
+ "set bootargs root=/dev/mmcblk${mmcdev}p${mmcrootpart} " \
+ "${lpj} rootwait ${console} ${meminfo} ${opts} ${lcdinfo}; " \
+ "run loaduimage; bootm 0x40007FC0\0" \
+ "bootchart=set opts init=/sbin/bootchartd; run bootcmd\0" \
+ "boottrace=setenv opts initcall_debug; run bootcmd\0" \
+ "mmcoops=mmc read 0 0x40000000 0x40 8; md 0x40000000 0x400\0" \
+ "verify=n\0" \
+ "rootfstype=ext4\0" \
+ "console=" CONFIG_DEFAULT_CONSOLE \
+ "meminfo=crashkernel=32M at 0x50000000\0" \
+ "nfsroot=/nfsroot/arm\0" \
+ "bootblock=" CONFIG_BOOTBLOCK "\0" \
+ "mmcdev=0\0" \
+ "mmcbootpart=2\0" \
+ "mmcrootpart=3\0" \
+ "opts=always_resume=1"
+
+/* Miscellaneous configurable options */
+#define CONFIG_SYS_LONGHELP /* undef to save memory */
+#define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
+#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
+#define CONFIG_SYS_PROMPT "TRATS # "
+#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
+#define CONFIG_SYS_PBSIZE 384 /* Print Buffer Size */
+#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
+/* Boot Argument Buffer Size */
+#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
+/* memtest works on */
+#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
+#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x5000000)
+#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x4800000)
+
+#define CONFIG_SYS_HZ 1000
+
+/* valid baudrates */
+#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
+
+/* Stack sizes */
+#define CONFIG_STACKSIZE (256 << 10) /* regular stack 256KB */
+
+/* TRATS has 2 banks of DRAM */
+#define CONFIG_NR_DRAM_BANKS 2
+#define PHYS_SDRAM_1 CONFIG_SYS_SDRAM_BASE /* LDDDR2 DMC 0 */
+#define PHYS_SDRAM_1_SIZE (256 << 20) /* 256 MB in CS 0 */
+#define PHYS_SDRAM_2 0x50000000 /* LPDDR2 DMC 1 */
+#define PHYS_SDRAM_2_SIZE (256 << 20) /* 256 MB in CS 0 */
+
+#define CONFIG_SYS_MEM_TOP_HIDE (1 << 20) /* ram console */
+
+#define CONFIG_SYS_MONITOR_BASE 0x00000000
+#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 2 sectors */
+
+#define CONFIG_ENV_IS_IN_MMC
+#define CONFIG_SYS_MMC_ENV_DEV 0
+#define CONFIG_ENV_SIZE 4096
+#define CONFIG_ENV_OFFSET ((32 - 4) << 10) /* 32KiB - 4KiB */
+
+#define CONFIG_DOS_PARTITION
+
+#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_LOAD_ADDR - GENERATED_GBL_DATA_SIZE)
+#define CONFIG_SYS_CACHELINE_SIZE 32
+
+#include <asm/arch/gpio.h>
+/*
+ * I2C Settings
+ */
+#define CONFIG_SOFT_I2C_GPIO_SCL exynos4_gpio_part1_get_nr(b, 7)
+#define CONFIG_SOFT_I2C_GPIO_SDA exynos4_gpio_part1_get_nr(b, 6)
+
+#define CONFIG_SOFT_I2C
+#define CONFIG_SOFT_I2C_READ_REPEATED_START
+#define CONFIG_SYS_I2C_SPEED 50000
+#define CONFIG_I2C_MULTI_BUS
+#define CONFIG_SYS_MAX_I2C_BUS 7
+
+#define CONFIG_PMIC
+#define CONFIG_PMIC_I2C
+#define CONFIG_PMIC_MAX8998
+
+#define CONFIG_USB_GADGET
+#define CONFIG_USB_GADGET_S3C_UDC_OTG
+#define CONFIG_USB_GADGET_DUALSPEED
+
+#endif /* __CONFIG_H */
--
1.7.4.1
^ permalink raw reply related [flat|nested] 21+ messages in thread
* [U-Boot] [PATCH v5 0/3] ARMV7: Exynos4: Add support for TRATS board
2012-01-17 7:13 ` [U-Boot] [PATCH v5 0/3] " HeungJun, Kim
` (2 preceding siblings ...)
2012-01-17 7:13 ` [U-Boot] [PATCH v5 3/3] ARMV7: Exynos4: Add support for TRATS board HeungJun, Kim
@ 2012-01-18 7:03 ` Minkyu Kang
3 siblings, 0 replies; 21+ messages in thread
From: Minkyu Kang @ 2012-01-18 7:03 UTC (permalink / raw)
To: u-boot
Dear HeungJun, Kim
On 17 January 2012 16:13, HeungJun, Kim <riverful.kim@samsung.com> wrote:
> This patch series support for Samsung TRATS board, and add the headers of
> watchdog and power, and current version is 4.
>
> I missed logs of v2 on this thread, so I'm going to add this:
> http://lists.denx.de/pipermail/u-boot/2012-January/114857.html
>
> Also, this patch is tested on Samsung TRATS board.
>
> Thank you.
>
> Best Regards,
> ? ? Heungjun Kim
>
> HeungJun, Kim (3):
> ?ARMV7: Exynos4: Add watchdog.h for Exynos4
> ?ARMV7: Exynos4: Add supoort power for Exynos4
> ?ARMV7: Exynos4: Add support for TRATS board
>
> ?MAINTAINERS ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? | ? ?4 +
> ?arch/arm/include/asm/arch-exynos/cpu.h ? ? ?| ? ?1 +
> ?arch/arm/include/asm/arch-exynos/power.h ? ?| ?230 ++++++++++
> ?arch/arm/include/asm/arch-exynos/watchdog.h | ? 53 +++
> ?board/samsung/trats/Makefile ? ? ? ? ? ? ? ?| ? 43 ++
> ?board/samsung/trats/setup.h ? ? ? ? ? ? ? ? | ?637 +++++++++++++++++++++++++++
> ?board/samsung/trats/trats.c ? ? ? ? ? ? ? ? | ?379 ++++++++++++++++
> ?boards.cfg ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ?| ? ?1 +
> ?include/configs/trats.h ? ? ? ? ? ? ? ? ? ? | ?216 +++++++++
> ?9 files changed, 1564 insertions(+), 0 deletions(-)
> ?create mode 100644 arch/arm/include/asm/arch-exynos/power.h
> ?create mode 100644 arch/arm/include/asm/arch-exynos/watchdog.h
> ?create mode 100644 board/samsung/trats/Makefile
> ?create mode 100644 board/samsung/trats/setup.h
> ?create mode 100644 board/samsung/trats/trats.c
> ?create mode 100644 include/configs/trats.h
>
applied to u-boot-samsung.
Chander Kashyap,
Please refer to this patch for converting C codes.
Thanks.
Minkyu Kang.
--
from. prom.
www.promsoft.net
^ permalink raw reply [flat|nested] 21+ messages in thread
end of thread, other threads:[~2012-01-18 7:03 UTC | newest]
Thread overview: 21+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2012-01-05 4:48 [U-Boot] [PATCH] ARMV7: Add support for TRATS board HeungJun, Kim
2012-01-10 9:00 ` [U-Boot] [PATCH v3 0/3] ARMV7: Exynos4: " HeungJun, Kim
2012-01-10 9:00 ` [U-Boot] [PATCH v3 1/3] ARMV7: Exynos4: Add watchdog.h for Exynos4 HeungJun, Kim
2012-01-10 9:00 ` [U-Boot] [PATCH v3 2/3] ARMV7: Exynos4: Add supoort power " HeungJun, Kim
2012-01-10 9:00 ` [U-Boot] [PATCH v3 3/3] ARMV7: Exynos4: Add support for TRATS board HeungJun, Kim
2012-01-11 2:35 ` Minkyu Kang
2012-01-11 4:00 ` Kim, Heungjun
2012-01-11 9:43 ` Minkyu Kang
2012-01-11 5:19 ` [U-Boot] [PATCH v3 RESEND] " HeungJun, Kim
2012-01-11 5:28 ` Kim, Heungjun
2012-01-11 5:28 ` [U-Boot] [PATCH v3 RESEND 3/3] " HeungJun, Kim
2012-01-16 7:42 ` [U-Boot] [PATCH v4 0/4] " HeungJun, Kim
2012-01-16 7:42 ` [U-Boot] [PATCH v4 1/4] ARMV7: Exynos4: Add watchdog.h for Exynos4 HeungJun, Kim
2012-01-16 7:42 ` [U-Boot] [PATCH v4 2/4] ARMV7: Exynos4: Add supoort power " HeungJun, Kim
2012-01-16 7:42 ` [U-Boot] [PATCH v4 3/4] ARMV7: Exynos4: Fix toolchain optimization problem for using volatile HeungJun, Kim
2012-01-16 7:42 ` [U-Boot] [PATCH v4 4/4] ARMV7: Exynos4: Add support for TRATS board HeungJun, Kim
2012-01-17 7:13 ` [U-Boot] [PATCH v5 0/3] " HeungJun, Kim
2012-01-17 7:13 ` [U-Boot] [PATCH v5 1/3] ARMV7: Exynos4: Add watchdog.h for Exynos4 HeungJun, Kim
2012-01-17 7:13 ` [U-Boot] [PATCH v5 2/3] ARMV7: Exynos4: Add supoort power " HeungJun, Kim
2012-01-17 7:13 ` [U-Boot] [PATCH v5 3/3] ARMV7: Exynos4: Add support for TRATS board HeungJun, Kim
2012-01-18 7:03 ` [U-Boot] [PATCH v5 0/3] " Minkyu Kang
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.