From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([208.118.235.92]:38854)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <afaerber@suse.de>) id 1S7qeB-0003ya-Vi
	for qemu-devel@nongnu.org; Wed, 14 Mar 2012 12:02:20 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <afaerber@suse.de>) id 1S7qe5-0002BM-EF
	for qemu-devel@nongnu.org; Wed, 14 Mar 2012 12:01:55 -0400
Received: from cantor2.suse.de ([195.135.220.15]:44464 helo=mx2.suse.de)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <afaerber@suse.de>) id 1S7qe5-0002Ae-5J
	for qemu-devel@nongnu.org; Wed, 14 Mar 2012 12:01:49 -0400
From: =?UTF-8?q?Andreas=20F=C3=A4rber?= <afaerber@suse.de>
Date: Wed, 14 Mar 2012 17:01:28 +0100
Message-Id: <1331740900-5637-1-git-send-email-afaerber@suse.de>
In-Reply-To: <1330893156-26569-1-git-send-email-afaerber@suse.de>
References: <1330893156-26569-1-git-send-email-afaerber@suse.de>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: quoted-printable
Subject: [Qemu-devel] [PATCH 00/12] QOM'ify SuperH CPU and SH7750 SoC
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: qemu-devel@nongnu.org
Cc: =?UTF-8?q?Andreas=20F=C3=A4rber?= <afaerber@suse.de>, =?UTF-8?q?Aur=C3=A9lien=20Jarno?= <aurelien@aurel32.net>

Hello,

Based on qom-cpu v4 and object_class_get_list() v2, this series converts
the SuperH CPU to QOM.

The SH7750 SoC code invited to do some cleanups, making use of the SuperH=
CPU,
so I've QOM'ified the SoC and added the CPU as a link<SuperHCPU> for now.

I'm not so happy about the link construct, so it may need to be redone
as a SysBus device with qdev properties - long-term I'd like to have a
"system-on-chip" type derived from TYPE_DEVICE. Deriving it from
TYPE_SYS_BUS_DEVICE might make for a better v2.

Patch 1 does the actual CPU QOM'ification, introducing SuperHCPU.

Patch 2 is a bugfix noticed during QOM'ification.

Patches 3-11 start using QOM SuperHCPU in place of CPUSH4State.

Patch 12 QOM'ifies the SH7750 SoC. Optional.

Available at:
http://repo.or.cz/w/qemu/afaerber.git/shortlog/refs/heads/qom-cpu-sh4.v1

Regards,
Andreas

Cc: Aur=C3=A9lien Jarno <aurelien@aurel32.net>

Andreas F=C3=A4rber (12):
  target-sh4: QOM'ify CPU
  target-sh4: Do not reset features on reset
  hw/sh7750: Use SuperHCPU
  target-sh4: Make cpu_sh4_invalidate_tlb() take SuperHCPU
  target-sh4: Make increment_urc() take SuperHCPU
  target-sh4: Make find_*tlb_entry() take SuperHCPU
  target-sh4: Make cpu_sh4_{read,write}_mmaped_{i,u}tlb_addr() take CPU
  target-sh4: Make get_{physical,mmu}_address() take SuperHCPU
  target-sh4: Make copy_utlb_entry_itlb() take SuperHCPU
  target-sh4: Make update_itlb_use() take SuperHCPU
  target-sh4: Make itlb_replacement() use SuperHCPU
  hw/sh7750: QOM'ify SH7750 SoC

 Makefile.target        |    1 +
 hw/r2d.c               |    9 ++-
 hw/sh.h                |    6 +-
 hw/sh7750.c            |   95 ++++++++++++++++---------
 hw/shix.c              |    8 ++-
 target-sh4/cpu-qom.h   |   81 +++++++++++++++++++++
 target-sh4/cpu.c       |  162 +++++++++++++++++++++++++++++++++++++++++
 target-sh4/cpu.h       |   24 +++---
 target-sh4/helper.c    |  188 +++++++++++++++++++++++++-----------------=
------
 target-sh4/translate.c |  122 ++++++++++---------------------
 10 files changed, 474 insertions(+), 222 deletions(-)
 create mode 100644 target-sh4/cpu-qom.h
 create mode 100644 target-sh4/cpu.c

--=20
1.7.7