From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([2001:4830:134:3::10]:42504)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <benh@kernel.crashing.org>) id 1V8omA-0007jV-Cn
	for qemu-devel@nongnu.org; Mon, 12 Aug 2013 05:51:04 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <benh@kernel.crashing.org>) id 1V8om5-0006ha-DM
	for qemu-devel@nongnu.org; Mon, 12 Aug 2013 05:50:58 -0400
Received: from gate.crashing.org ([63.228.1.57]:37476)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <benh@kernel.crashing.org>) id 1V8om5-0006hV-3D
	for qemu-devel@nongnu.org; Mon, 12 Aug 2013 05:50:53 -0400
Message-ID: <1376301045.32100.163.camel@pasglop>
From: Benjamin Herrenschmidt <benh@kernel.crashing.org>
Date: Mon, 12 Aug 2013 19:50:45 +1000
In-Reply-To: <CAFEAcA9WGhVXOE6L1XpY16o4X9Vkesp1o1AgGk6NtPBQ5Z1qEw@mail.gmail.com>
References: <1376294363-4650-1-git-send-email-rusty@rustcorp.com.au>
	<1376294363-4650-2-git-send-email-rusty@rustcorp.com.au>
	<1376299687.32100.159.camel@pasglop>
	<CAFEAcA-UU9UycEuWSVGZQkxCt4WbA3YqXxP4y5Tubh8kqib0Zw@mail.gmail.com>
	<1376300606.32100.160.camel@pasglop>
	<CAFEAcA9WGhVXOE6L1XpY16o4X9Vkesp1o1AgGk6NtPBQ5Z1qEw@mail.gmail.com>
Content-Type: text/plain; charset="UTF-8"
Mime-Version: 1.0
Content-Transfer-Encoding: 7bit
Subject: Re: [Qemu-devel] [PATCH 1/8] virtio_get_byteswap: function for
 endian-ambivalent targets using virtio.
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: Rusty Russell <rusty@rustcorp.com.au>, qemu-devel@nongnu.org

On Mon, 2013-08-12 at 10:45 +0100, Peter Maydell wrote:
> On 12 August 2013 10:43, Benjamin Herrenschmidt
> <benh@kernel.crashing.org> wrote:
> > On Mon, 2013-08-12 at 10:39 +0100, Peter Maydell wrote:
> >> ARM doesn't -- I wouldn't expect changing the endianness of
> >> exceptions via writing to the SCTLR to trap to the hypervisor
> >> (and in any case it certainly won't result in a return to
> >> userspace).
> >
> > But don't you need to reconfigure the bridge (as per our previous
> > discussion) ? In that case you do need to call out to qemu ...
> 
> Bridge? You've lost me, I'm afraid.

I must be confused ... you mentioned in a previous discussion around
endianness that on some ARM cores at least, when changing the OS
endianness, you had to configure a different lane swapping in the bridge
to the the IO devices (AXI ?)

But I might be confusing with something else.

Ben.