From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <otavio.salvador@gmail.com>
Received: by yocto-www.yoctoproject.org (Postfix, from userid 118)
	id 2EC41E00744; Thu, 11 Sep 2014 13:41:07 -0700 (PDT)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	yocto-www.yoctoproject.org
X-Spam-Level: 
X-Spam-Status: No, score=-2.6 required=5.0 tests=BAYES_00,DKIM_SIGNED,
	DKIM_VALID,RCVD_IN_DNSWL_LOW autolearn=ham version=3.3.1
X-Spam-HAM-Report: * -0.7 RCVD_IN_DNSWL_LOW RBL: Sender listed at
	http://www.dnswl.org/, low *      trust
	*      [209.85.213.50 listed in list.dnswl.org]
	* -1.9 BAYES_00 BODY: Bayes spam probability is 0 to 1%
	*      [score: 0.0000]
	*  0.1 DKIM_SIGNED Message has a DKIM or DK signature, not necessarily
	*      valid
	* -0.1 DKIM_VALID Message has at least one valid DKIM or DK signature
Received: from mail-yh0-f50.google.com (mail-yh0-f50.google.com
	[209.85.213.50])
	by yocto-www.yoctoproject.org (Postfix) with ESMTP id B7094E006DB
	for <meta-freescale@yoctoproject.org>;
	Thu, 11 Sep 2014 13:41:03 -0700 (PDT)
Received: by mail-yh0-f50.google.com with SMTP id 29so3428809yhl.9
	for <meta-freescale@yoctoproject.org>;
	Thu, 11 Sep 2014 13:41:03 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20120113;
	h=sender:from:to:cc:subject:date:message-id:organization;
	bh=2iwxv+cmCDJwLMJ6meIBe/weKMGTjE4EuuG8FojEI4s=;
	b=D/ebyyPTdVKRJZ1ZtqyzMhKLxZ7n8QhLOBVMvthEC7VQpI0G5OJICWS2Gd+xBEaToa
	kWk7QQqc4FJADghXlLCrWmgNcBeJ6sGyi1yZoUEwJD7EGG4JyqCIe1TLiuOOnE2ozuCk
	u6K9GEvfg2JSVQFDvHHbwc5DkxkfWRGAj1K009a5hJJkLXoiNZABnUkbPwNKiRq2Zxul
	vioUS2eyGwVC4sxX4OD0fEICNkC7KniQZSjiviQcOqDfkzo4bKh0wx5Otkf6WCmmGX09
	MyoueE32sws+ev/jL7O8ICTVy48wQF/wr8rVtDDApD6F+Ct4F2iV9qBNkg//NG1MsEVf
	mDdg==
X-Received: by 10.236.186.72 with SMTP id v48mr4110063yhm.95.1410468063471;
	Thu, 11 Sep 2014 13:41:03 -0700 (PDT)
Received: from nano.lab.ossystems.com.br ([177.35.70.10])
	by mx.google.com with ESMTPSA id f65sm745027yhp.14.2014.09.11.13.41.02
	for <multiple recipients>
	(version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
	Thu, 11 Sep 2014 13:41:02 -0700 (PDT)
Sender: Otavio Salvador <otavio.salvador@gmail.com>
Received: by nano.lab.ossystems.com.br (Postfix, from userid 1000)
	id 8D5311C4DDD3E; Thu, 11 Sep 2014 17:40:59 -0300 (BRT)
From: Otavio Salvador <otavio@ossystems.com.br>
To: meta-freescale Mailing List <meta-freescale@yoctoproject.org>
Date: Thu, 11 Sep 2014 17:40:58 -0300
Message-Id: <1410468058-19184-1-git-send-email-otavio@ossystems.com.br>
X-Mailer: git-send-email 2.1.0
Organization: O.S. Systems Software LTDA.
Cc: Otavio Salvador <otavio@ossystems.com.br>
Subject: [meta-fsl-arm][PATCH] u-boot-fslc: Update to 318d1cd revision
X-BeenThere: meta-freescale@yoctoproject.org
X-Mailman-Version: 2.1.13
Precedence: list
List-Id: Usage and development list for the meta-fsl-* layers
	<meta-freescale.yoctoproject.org>
List-Unsubscribe: <https://lists.yoctoproject.org/options/meta-freescale>,
	<mailto:meta-freescale-request@yoctoproject.org?subject=unsubscribe>
List-Archive: <http://lists.yoctoproject.org/pipermail/meta-freescale>
List-Post: <mailto:meta-freescale@yoctoproject.org>
List-Help: <mailto:meta-freescale-request@yoctoproject.org?subject=help>
List-Subscribe: <https://lists.yoctoproject.org/listinfo/meta-freescale>,
	<mailto:meta-freescale-request@yoctoproject.org?subject=subscribe>
X-List-Received-Date: Thu, 11 Sep 2014 20:41:07 -0000

This updates the 2014.07-based branch with more backports from the
2014.10 upcoming release. The following changes are included:

318d1cd mx6sxsabresd: Add PCI support
919802d pcie_imx: Add mx6solox support
847d6ce mx6: imx-regs: Provide a structure for GPC registers
f26e33b mx6qsabreauto: Remove imx6q-sabreauto.dts
f22fd9d imx: nitrogen6x: Replace 'fatload' by 'load' command in env settings to be filesystem independent
e45540b arm: vf610: lpuart: disable FIFO on initializaton
11571b6 arm: vf610: lpuart: fix status register handling
09e81f4 mx6: Fix ECSPI typo in soc_boot_modes
b8d5d42 imximage: Fix imximage IVT bug for EIM-NOR boot
228135e iMX6: Disable the L2 before chaning the PL310 latency
45108f1 tools: imximage: Fix the maximum DCD size for mx53/mx6
9f3f181 pci: add support for board_pci_fixup_dev function
4ecf3e6 arm: mx6: add get_cpu_type()
b6faaf1 arm: mx6: ddr: fix cs0_end calculation
07917e7 arm: mx6: ddr: configure MMDC for slow_pd
66b2f14 arm: mx6: ddr: do not write into reserved bit
b3f847e arm: mx6: ddr: cleanup
eba02a9 i2c: imx: add macros to setup pads for multiple SoC types
e50e740 sata: dwc_ahsata: implement sata_port_status
a45361d compulab: eeprom: add support for defining eeprom i2c bus
8f82ddd mx6: add clock enabling functions
5305489 net: fec_mxc: Poll FEC_TBD_READY after polling TDAR
d5e440b net: fec_mxc: Adjust RX DMA alignment for mx6solox
fca8b5a usb: ci_udc: implement dfu_usb_get_reset
7baddea arm: Add missing .vectors section to linker scripts
324df11 arm: vf610: add NFC clock support
10c68b2 arm: vf610: add NFC pin mux
9bba571 ARM: Fix overflow in MMU setup
7be9add api: fix build without CMD_NET support
8a9e527 e1000: add i210 support
dcd2c8c e1000: Implement dcache support

Signed-off-by: Otavio Salvador <otavio@ossystems.com.br>
---
 recipes-bsp/u-boot/u-boot-fslc-mxsboot_2014.07.bb | 2 +-
 recipes-bsp/u-boot/u-boot-fslc_2014.07.bb         | 2 +-
 2 files changed, 2 insertions(+), 2 deletions(-)

diff --git a/recipes-bsp/u-boot/u-boot-fslc-mxsboot_2014.07.bb b/recipes-bsp/u-boot/u-boot-fslc-mxsboot_2014.07.bb
index 8ea75ca..8e4331b 100644
--- a/recipes-bsp/u-boot/u-boot-fslc-mxsboot_2014.07.bb
+++ b/recipes-bsp/u-boot/u-boot-fslc-mxsboot_2014.07.bb
@@ -7,7 +7,7 @@ PROVIDES = "u-boot-mxsboot"
 
 PV = "v2014.07"
 
-SRCREV = "a824e891767f8bd15edf54013e23639a3228dc24"
+SRCREV = "318d1cd6bd6368316cc590e5985614a6fd0ffe82"
 SRCBRANCH = "patches-2014.07"
 SRC_URI = "git://github.com/Freescale/u-boot-imx.git;branch=${SRCBRANCH}"
 
diff --git a/recipes-bsp/u-boot/u-boot-fslc_2014.07.bb b/recipes-bsp/u-boot/u-boot-fslc_2014.07.bb
index b219161..3dee9fa 100644
--- a/recipes-bsp/u-boot/u-boot-fslc_2014.07.bb
+++ b/recipes-bsp/u-boot/u-boot-fslc_2014.07.bb
@@ -2,5 +2,5 @@ include u-boot-fslc.inc
 
 PV = "v2014.07"
 
-SRCREV = "a824e891767f8bd15edf54013e23639a3228dc24"
+SRCREV = "318d1cd6bd6368316cc590e5985614a6fd0ffe82"
 SRCBRANCH = "patches-2014.07"
-- 
2.1.0