From: Alison Wang <b18965@freescale.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH v2 2/2] arm: ls102xa: Enable regulation of outstanding read transactions for slave interface S2
Date: Thu, 12 Mar 2015 11:31:55 +0800 [thread overview]
Message-ID: <1426131115-43083-1-git-send-email-b18965@freescale.com> (raw)
This patch will enable regulation of outstanding read
transactions for slave interface S2 for silicon VER1.0.
Signed-off-by: Alison Wang <alison.wang@freescale.com>
---
Changes in v2:
- Modify the subject and commit to describe accurately
arch/arm/include/asm/arch-ls102xa/immap_ls102xa.h | 2 ++
board/freescale/ls1021aqds/ls1021aqds.c | 7 +++++++
board/freescale/ls1021atwr/ls1021atwr.c | 7 +++++++
3 files changed, 16 insertions(+)
diff --git a/arch/arm/include/asm/arch-ls102xa/immap_ls102xa.h b/arch/arm/include/asm/arch-ls102xa/immap_ls102xa.h
index a8122c1..1766f88 100644
--- a/arch/arm/include/asm/arch-ls102xa/immap_ls102xa.h
+++ b/arch/arm/include/asm/arch-ls102xa/immap_ls102xa.h
@@ -499,6 +499,8 @@ struct ccsr_ddr {
#define CCI400_SHAORD_NON_SHAREABLE 0x00000002
#define CCI400_DVM_MESSAGE_REQ_EN 0x00000002
#define CCI400_SNOOP_REQ_EN 0x00000001
+#define CCI400_REGULATION_READ_EN 0x00000008
+#define CCI400_INT_MAX_OUT_TRANS 0x01000000
/* CCI-400 registers */
struct ccsr_cci400 {
diff --git a/board/freescale/ls1021aqds/ls1021aqds.c b/board/freescale/ls1021aqds/ls1021aqds.c
index 69a5671..b7d1c90 100644
--- a/board/freescale/ls1021aqds/ls1021aqds.c
+++ b/board/freescale/ls1021aqds/ls1021aqds.c
@@ -225,6 +225,13 @@ int board_early_init_f(void)
*/
out_le32(&cci->slave[1].sha_ord, CCI400_SHAORD_NON_SHAREABLE);
out_le32(&cci->slave[2].sha_ord, CCI400_SHAORD_NON_SHAREABLE);
+ /*
+ * To fix interleaving issue on VER1.0, regulation of
+ * outstanding read transactions for slave interface S2
+ * is enabled
+ */
+ out_le32(&cci->slave[2].qos_ctrl, CCI400_REGULATION_READ_EN);
+ out_le32(&cci->slave[2].max_ot, CCI400_INT_MAX_OUT_TRANS);
/* Workaround for the issue that DDR could not respond to
* barrier transaction which is generated by executing DSB/ISB
diff --git a/board/freescale/ls1021atwr/ls1021atwr.c b/board/freescale/ls1021atwr/ls1021atwr.c
index a9c87f2..bba3073 100644
--- a/board/freescale/ls1021atwr/ls1021atwr.c
+++ b/board/freescale/ls1021atwr/ls1021atwr.c
@@ -309,6 +309,13 @@ int board_early_init_f(void)
*/
out_le32(&cci->slave[1].sha_ord, CCI400_SHAORD_NON_SHAREABLE);
out_le32(&cci->slave[2].sha_ord, CCI400_SHAORD_NON_SHAREABLE);
+ /*
+ * To fix interleaving issue on VER1.0, regulation of
+ * outstanding read transactions for slave interface S2
+ * is enabled
+ */
+ out_le32(&cci->slave[2].qos_ctrl, CCI400_REGULATION_READ_EN);
+ out_le32(&cci->slave[2].max_ot, CCI400_INT_MAX_OUT_TRANS);
}
return 0;
--
2.1.0.27.g96db324
next reply other threads:[~2015-03-12 3:31 UTC|newest]
Thread overview: 2+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-03-12 3:31 Alison Wang [this message]
2015-04-14 13:27 ` [U-Boot] [PATCH v2 2/2] arm: ls102xa: Enable regulation of outstanding read transactions for slave interface S2 prabhakar at freescale.com
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1426131115-43083-1-git-send-email-b18965@freescale.com \
--to=b18965@freescale.com \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.