From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <SRS0=3tRb=3K=vger.kernel.org=linux-kernel-owner@kernel.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-8.4 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED,
	DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,
	MAILING_LIST_MULTI,SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,USER_AGENT_SANE_1
	autolearn=unavailable autolearn_force=no version=3.4.0
Received: from mail.kernel.org (mail.kernel.org [198.145.29.99])
	by smtp.lore.kernel.org (Postfix) with ESMTP id EFE80C33CAA
	for <linux-kernel@archiver.kernel.org>; Tue, 21 Jan 2020 15:11:01 +0000 (UTC)
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.kernel.org (Postfix) with ESMTP id 9E86821569
	for <linux-kernel@archiver.kernel.org>; Tue, 21 Jan 2020 15:11:01 +0000 (UTC)
Authentication-Results: mail.kernel.org;
	dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="UWmCdb7R"
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1729180AbgAUPLA (ORCPT
        <rfc822;linux-kernel@archiver.kernel.org>);
        Tue, 21 Jan 2020 10:11:00 -0500
Received: from lelv0143.ext.ti.com ([198.47.23.248]:47730 "EHLO
        lelv0143.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1728811AbgAUPLA (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 21 Jan 2020 10:11:00 -0500
Received: from fllv0035.itg.ti.com ([10.64.41.0])
        by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 00LFAShC030324;
        Tue, 21 Jan 2020 09:10:28 -0600
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com;
        s=ti-com-17Q1; t=1579619428;
        bh=S787kA/qOm7iZUqlrj6VPWtJgu9lRcjQf++24S66s1w=;
        h=Subject:To:CC:References:From:Date:In-Reply-To;
        b=UWmCdb7RHQmwm75sCCwwuCfCh0z/raPWpI/lqRVhn9ngU4oBWPtBcTQuK9WfA34C+
         3TFNTRLTJAjIguoVgYrIXWmTcvMOMnPpXvWfB6/HgCTfsLCrIxG0cjsYBL06nBR+Kc
         LZct8oeFCjefinQWsYRx5ZYi8nXI1IsjGXydFVHI=
Received: from DLEE107.ent.ti.com (dlee107.ent.ti.com [157.170.170.37])
        by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTP id 00LFAS3S022670;
        Tue, 21 Jan 2020 09:10:28 -0600
Received: from DLEE100.ent.ti.com (157.170.170.30) by DLEE107.ent.ti.com
 (157.170.170.37) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1847.3; Tue, 21
 Jan 2020 09:10:28 -0600
Received: from fllv0040.itg.ti.com (10.64.41.20) by DLEE100.ent.ti.com
 (157.170.170.30) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1847.3 via
 Frontend Transport; Tue, 21 Jan 2020 09:10:28 -0600
Received: from [192.168.2.6] (ileax41-snat.itg.ti.com [10.172.224.153])
        by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 00LFAPhZ085861;
        Tue, 21 Jan 2020 09:10:25 -0600
Subject: Re: [PATCH 2/2] drm/bridge: Add tc358768 driver
To:     Andrzej Hajda <a.hajda@samsung.com>, <airlied@linux.ie>,
        <daniel@ffwll.ch>, <robh+dt@kernel.org>, <mark.rutland@arm.com>,
        <narmstrong@baylibre.com>
CC:     <tomi.valkeinen@ti.com>, <dri-devel@lists.freedesktop.org>,
        <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
        <Laurent.pinchart@ideasonboard.com>, <jonas@kwiboo.se>,
        <jernej.skrabec@siol.net>
References: <20191217101506.18910-1-peter.ujfalusi@ti.com>
 <CGME20191217101520epcas1p4a2bdee0cab0c11670b74fbe9e9397835@epcas1p4.samsung.com>
 <20191217101506.18910-3-peter.ujfalusi@ti.com>
 <35d664fe-8091-2744-abf2-69828ebf1148@samsung.com>
From:   Peter Ujfalusi <peter.ujfalusi@ti.com>
Message-ID: <14306079-500d-09ca-df94-4cf72c43f858@ti.com>
Date:   Tue, 21 Jan 2020 17:11:05 +0200
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
 Thunderbird/60.9.0
MIME-Version: 1.0
In-Reply-To: <35d664fe-8091-2744-abf2-69828ebf1148@samsung.com>
Content-Type: text/plain; charset="utf-8"
Content-Language: en-US
Content-Transfer-Encoding: 8bit
X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Hi Andrzej,

On 16/01/2020 16.35, Andrzej Hajda wrote:
> On 17.12.2019 11:15, Peter Ujfalusi wrote:
>> Add basic support for the Toshiba TC358768 RGB to DSI bridge.
>> Not all the features of the TC358768 is implemented by the initial driver:
>> MIPI_DSI_MODE_VIDEO and MIPI_DSI_FMT_RGB888 is only supported and tested.
>>
>> Only write is implemented for mipi_dsi_host_ops.transfer.
>>
>> Signed-off-by: Peter Ujfalusi <peter.ujfalusi@ti.com>
>> ---
>>  drivers/gpu/drm/bridge/Kconfig    |  10 +
>>  drivers/gpu/drm/bridge/Makefile   |   1 +
>>  drivers/gpu/drm/bridge/tc358768.c | 963 ++++++++++++++++++++++++++++++
>>  3 files changed, 974 insertions(+)
>>  create mode 100644 drivers/gpu/drm/bridge/tc358768.c
>>
>> diff --git a/drivers/gpu/drm/bridge/Kconfig b/drivers/gpu/drm/bridge/Kconfig
>> index ccc698c44f58..fd65666702e1 100644
>> --- a/drivers/gpu/drm/bridge/Kconfig
>> +++ b/drivers/gpu/drm/bridge/Kconfig
>> @@ -122,6 +122,16 @@ config DRM_TOSHIBA_TC358767
>>  	---help---
>>  	  Toshiba TC358767 eDP bridge chip driver.
>>  
>> +config DRM_TOSHIBA_TC358768
>> +	tristate "Toshiba TC358768 MIPI DSI bridge"
>> +	depends on OF
>> +	select DRM_KMS_HELPER
>> +	select REGMAP_I2C
>> +	select DRM_PANEL
>> +	select DRM_MIPI_DSI
>> +	help
>> +	  Toshiba TC358768AXBG/TC358778XBG DSI bridge chip driver.
>> +
>>  config DRM_TI_TFP410
>>  	tristate "TI TFP410 DVI/HDMI bridge"
>>  	depends on OF
>> diff --git a/drivers/gpu/drm/bridge/Makefile b/drivers/gpu/drm/bridge/Makefile
>> index a6c7dd7727ea..204696e30572 100644
>> --- a/drivers/gpu/drm/bridge/Makefile
>> +++ b/drivers/gpu/drm/bridge/Makefile
>> @@ -11,6 +11,7 @@ obj-$(CONFIG_DRM_SII9234) += sii9234.o
>>  obj-$(CONFIG_DRM_THINE_THC63LVD1024) += thc63lvd1024.o
>>  obj-$(CONFIG_DRM_TOSHIBA_TC358764) += tc358764.o
>>  obj-$(CONFIG_DRM_TOSHIBA_TC358767) += tc358767.o
>> +obj-$(CONFIG_DRM_TOSHIBA_TC358768) += tc358768.o
>>  obj-$(CONFIG_DRM_I2C_ADV7511) += adv7511/
>>  obj-$(CONFIG_DRM_TI_SN65DSI86) += ti-sn65dsi86.o
>>  obj-$(CONFIG_DRM_TI_TFP410) += ti-tfp410.o
>> diff --git a/drivers/gpu/drm/bridge/tc358768.c b/drivers/gpu/drm/bridge/tc358768.c
>> new file mode 100644
>> index 000000000000..63571191b1c4
>> --- /dev/null
>> +++ b/drivers/gpu/drm/bridge/tc358768.c
>> @@ -0,0 +1,963 @@
>> +// SPDX-License-Identifier: GPL-2.0
>> +/*
>> + *  Copyright (C) 2018 Texas Instruments Incorporated - http://www.ti.com
> 
> 
> Just FYI, we have 2020 already, maybe update needed.

Oh, how time flies ;)

> 
> 
>> + *  Author: Peter Ujfalusi <peter.ujfalusi@ti.com>
>> + */
>> +
>> +#include <linux/clk.h>
>> +#include <linux/device.h>
>> +#include <linux/gpio/consumer.h>
>> +#include <linux/i2c.h>
>> +#include <linux/kernel.h>
>> +#include <linux/module.h>
>> +#include <linux/regmap.h>
>> +#include <linux/slab.h>
>> +#include <linux/regulator/consumer.h>
> 
> 
> alphabetic order

Ok.

>> +
>> +#include <drm/drm_atomic_helper.h>
>> +#include <drm/drm_crtc_helper.h>
>> +#include <drm/drm_drv.h>
>> +#include <drm/drm_of.h>
>> +#include <drm/drm_panel.h>
>> +#include <drm/drm_mipi_dsi.h>
>> +#include <video/mipi_display.h>
>> +#include <video/videomode.h>
>> +
>> +/* Global (16-bit addressable) */
>> +#define TC358768_CHIPID			0x0000
>> +#define TC358768_SYSCTL			0x0002
>> +#define TC358768_CONFCTL		0x0004
>> +#define TC358768_VSDLY			0x0006
>> +#define TC358768_DATAFMT		0x0008
>> +#define TC358768_GPIOEN			0x000E
>> +#define TC358768_GPIODIR		0x0010
>> +#define TC358768_GPIOIN			0x0012
>> +#define TC358768_GPIOOUT		0x0014
>> +#define TC358768_PLLCTL0		0x0016
>> +#define TC358768_PLLCTL1		0x0018
>> +#define TC358768_CMDBYTE		0x0022
>> +#define TC358768_PP_MISC		0x0032
>> +#define TC358768_DSITX_DT		0x0050
>> +#define TC358768_FIFOSTATUS		0x00F8
>> +
>> +/* Debug (16-bit addressable) */
>> +#define TC358768_VBUFCTRL		0x00E0
>> +#define TC358768_DBG_WIDTH		0x00E2
>> +#define TC358768_DBG_VBLANK		0x00E4
>> +#define TC358768_DBG_DATA		0x00E8
>> +
>> +/* TX PHY (32-bit addressable) */
>> +#define TC358768_CLW_DPHYCONTTX		0x0100
>> +#define TC358768_D0W_DPHYCONTTX		0x0104
>> +#define TC358768_D1W_DPHYCONTTX		0x0108
>> +#define TC358768_D2W_DPHYCONTTX		0x010C
>> +#define TC358768_D3W_DPHYCONTTX		0x0110
>> +#define TC358768_CLW_CNTRL		0x0140
>> +#define TC358768_D0W_CNTRL		0x0144
>> +#define TC358768_D1W_CNTRL		0x0148
>> +#define TC358768_D2W_CNTRL		0x014C
>> +#define TC358768_D3W_CNTRL		0x0150
>> +
>> +/* TX PPI (32-bit addressable) */
>> +#define TC358768_STARTCNTRL		0x0204
>> +#define TC358768_DSITXSTATUS		0x0208
>> +#define TC358768_LINEINITCNT		0x0210
>> +#define TC358768_LPTXTIMECNT		0x0214
>> +#define TC358768_TCLK_HEADERCNT		0x0218
>> +#define TC358768_TCLK_TRAILCNT		0x021C
>> +#define TC358768_THS_HEADERCNT		0x0220
>> +#define TC358768_TWAKEUP		0x0224
>> +#define TC358768_TCLK_POSTCNT		0x0228
>> +#define TC358768_THS_TRAILCNT		0x022C
>> +#define TC358768_HSTXVREGCNT		0x0230
>> +#define TC358768_HSTXVREGEN		0x0234
>> +#define TC358768_TXOPTIONCNTRL		0x0238
>> +#define TC358768_BTACNTRL1		0x023C
>> +
>> +/* TX CTRL (32-bit addressable) */
>> +#define TC358768_DSI_CONTROL		0x040C
>> +#define TC358768_DSI_STATUS		0x0410
>> +#define TC358768_DSI_INT		0x0414
>> +#define TC358768_DSI_INT_ENA		0x0418
>> +#define TC358768_DSICMD_RDFIFO		0x0430
>> +#define TC358768_DSI_ACKERR		0x0434
>> +#define TC358768_DSI_ACKERR_INTENA	0x0438
>> +#define TC358768_DSI_ACKERR_HALT	0x043c
>> +#define TC358768_DSI_RXERR		0x0440
>> +#define TC358768_DSI_RXERR_INTENA	0x0444
>> +#define TC358768_DSI_RXERR_HALT		0x0448
>> +#define TC358768_DSI_ERR		0x044C
>> +#define TC358768_DSI_ERR_INTENA		0x0450
>> +#define TC358768_DSI_ERR_HALT		0x0454
>> +#define TC358768_DSI_CONFW		0x0500
>> +#define TC358768_DSI_LPCMD		0x0500
>> +#define TC358768_DSI_RESET		0x0504
>> +#define TC358768_DSI_INT_CLR		0x050C
>> +#define TC358768_DSI_START		0x0518
>> +
>> +/* DSITX CTRL (16-bit addressable) */
>> +#define TC358768_DSICMD_TX		0x0600
>> +#define TC358768_DSICMD_TYPE		0x0602
>> +#define TC358768_DSICMD_WC		0x0604
>> +#define TC358768_DSICMD_WD0		0x0610
>> +#define TC358768_DSICMD_WD1		0x0612
>> +#define TC358768_DSICMD_WD2		0x0614
>> +#define TC358768_DSICMD_WD3		0x0616
>> +#define TC358768_DSI_EVENT		0x0620
>> +#define TC358768_DSI_VSW		0x0622
>> +#define TC358768_DSI_VBPR		0x0624
>> +#define TC358768_DSI_VACT		0x0626
>> +#define TC358768_DSI_HSW		0x0628
>> +#define TC358768_DSI_HBPR		0x062A
>> +#define TC358768_DSI_HACT		0x062C
>> +
>> +static const char * const tc358768_supplies[] = {
>> +	"vddc", "vddmipi", "vddio"
>> +};
>> +
>> +struct tc358768_dsi_output {
>> +	struct mipi_dsi_device *dev;
>> +	struct drm_panel *panel;
>> +	struct drm_bridge *bridge;
>> +};
>> +
>> +struct tc358768_priv {
>> +	struct device *dev;
>> +	struct regmap *regmap;
>> +	struct gpio_desc *reset_gpio;
>> +	struct regulator_bulk_data supplies[ARRAY_SIZE(tc358768_supplies)];
>> +	struct clk *refclk;
>> +
>> +	struct mipi_dsi_host dsi_host;
>> +	struct drm_bridge bridge;
>> +	struct tc358768_dsi_output output;
> 
> 
> Since tc358768_dsi_output is used only here, you can define it here as
> well, up to you.

I think I have done it like this to avoid thinking about prefixes for
what is under the tc358768_dsi_output.
I'll take a look if it will look better unpacked here.

>> +
>> +	const struct drm_display_mode *mode;
>> +	u32 pd_lines; /* number of Parallel Port Input Data Lines */
>> +	u32 dsi_lanes; /* number of DSI Lanes */
>> +
>> +	u32 fbd;
>> +	u32 prd;
>> +	u32 frs;
> 
> 
> Looks ugly, please rename these 3 vars to sth more readable, or at least
> document them (if the names comes from the specification).

Sure, I agree.

> 
>> +
>> +	u32 dsiclk; /* pll_clk / 2 */
>> +};
>> +
>> +static inline struct tc358768_priv *dsi_host_to_tc358768(struct mipi_dsi_host
>> +							 *host)
>> +{
>> +	return container_of(host, struct tc358768_priv, dsi_host);
>> +}
>> +
>> +static inline struct tc358768_priv *bridge_to_tc358768(struct drm_bridge
>> +						       *bridge)
>> +{
>> +	return container_of(bridge, struct tc358768_priv, bridge);
>> +}
>> +
>> +static int tc358768_write(struct tc358768_priv *priv, u32 reg, u32 val)
>> +{
>> +	size_t count = 2;
>> +
>> +	/* 16-bit register? */
>> +	if (reg < 0x100 || reg >= 0x600)
>> +		count = 1;
>> +
>> +	return regmap_bulk_write(priv->regmap, reg, &val, count);
>> +}
>> +
>> +static int tc358768_read(struct tc358768_priv *priv, u32 reg, u32 *val)
>> +{
>> +	size_t count = 2;
>> +
>> +	/* 16-bit register? */
>> +	if (reg < 0x100 || reg >= 0x600) {
>> +		*val = 0;
>> +		count = 1;
>> +	}
>> +
>> +	return regmap_bulk_read(priv->regmap, reg, val, count);
>> +}
>> +
>> +static int tc358768_update_bits(struct tc358768_priv *priv, u32 reg, u32 mask,
>> +				u32 val)
>> +{
>> +	int ret;
>> +	u32 tmp, orig;
>> +
>> +	ret = tc358768_read(priv, reg, &orig);
>> +	if (ret != 0)
>> +		return ret;
>> +
>> +	tmp = orig & ~mask;
>> +	tmp |= val & mask;
>> +
>> +	if (tmp != orig)
>> +		ret = tc358768_write(priv, reg, tmp);
>> +
>> +	return ret;
>> +}
> 
> 
> You have defined 3 hw access functions which can fail but you do not
> check their return values in later usage. Does regmap/i2c logs sth in
> case of error?
> 
> If not, maybe error logging should be added at least in these accessors.
> 
> The best would be to propagate errors to callers, either traditional way
> (add check after each call), either you can use 'error state' pattern,
> which I recommend (see for example to 'ctx->error' usage in sil-sii8620.c).

OK, I'll clean this up

>> +
>> +static void tc358768_sw_reset(struct tc358768_priv *priv)
>> +{
>> +	/* Assert Reset */
>> +	tc358768_write(priv, TC358768_SYSCTL, 1);
>> +	/* Release Reset, Exit Sleep */
>> +	tc358768_write(priv, TC358768_SYSCTL, 0);
>> +}
>> +
>> +static void tc358768_hw_enable(struct tc358768_priv *priv, bool enable)
>> +{
>> +	int ret;
>> +
>> +	if (enable) {
>> +		ret = regulator_bulk_enable(ARRAY_SIZE(priv->supplies),
>> +					    priv->supplies);
>> +		if (ret < 0)
>> +			dev_err(priv->dev, "error enabling regulators (%d)\n",
>> +				ret);
>> +		usleep_range(200, 300);
>> +	}
>> +
>> +	/*
>> +	 * The RESX is active low (GPIO_ACTIVE_LOW).
>> +	 * Invert the 'enable' value to get correct assertion for the gpio:
>> +	 * enable == true: reset_gpio needs to be DEASSERTED (value = 0)
>> +	 * enable == false: reset_gpio needs to be ASSERTED (value = 1)
>> +	 */
>> +	gpiod_set_value_cansleep(priv->reset_gpio, !enable);
>> +
>> +	regcache_cache_only(priv->regmap, !enable);
>> +	if (enable) {
>> +		/* wait for encoder clocks to stabilize */
>> +		usleep_range(1000, 2000);
>> +
>> +		regcache_sync(priv->regmap);
> 
> 
> What do you need to sync here?

Right, we do a full reconfiguration after this, you are correct, there
is no need to sync and the regmap's REGCACHE_RBTREE can be REGCACHE_NONE
safely.

> 
>> +	} else {
>> +		ret = regulator_bulk_disable(ARRAY_SIZE(priv->supplies),
>> +					     priv->supplies);
>> +		if (ret < 0)
>> +			dev_err(priv->dev, "error disabling regulators (%d)\n",
>> +				ret);
>> +	}
>> +}
> 
> 
> Above function looks ugly - these 'if (enable)' and similar are hard to
> read, maybe two separate hw_enable, hw_disable function would look
> better, more readable, up to you.

OK, I'll separate the enable and disable.

> 
>> +
>> +static u32 tc358768_pll_to_pclk(struct tc358768_priv *priv, u32 pll_clk)
>> +{
>> +	return (u32)div_u64((u64)pll_clk * priv->dsi_lanes, priv->pd_lines);
>> +}
>> +
>> +static u32 tc358768_pclk_to_pll(struct tc358768_priv *priv, u32 pclk)
>> +{
>> +	return (u32)div_u64((u64)pclk * priv->pd_lines, priv->dsi_lanes);
>> +}
>> +
>> +static int tc358768_calc_pll(struct tc358768_priv *priv)
>> +{
>> +	const u32 frs_limits[] = {
>> +		1000000000,
>> +		500000000,
>> +		250000000,
>> +		125000000,
>> +		62500000
>> +	};
>> +	unsigned long refclk;
>> +	u32 prd, target_pll, i, max_pll, min_pll;
>> +	u32 frs, best_diff, best_pll, best_prd, best_fbd;
>> +
>> +	target_pll = tc358768_pclk_to_pll(priv, priv->mode->clock * 1000);
>> +
>> +	/* pll_clk = RefClk * [(FBD + 1)/ (PRD + 1)] * [1 / (2^FRS)] */
>> +
> I guess below code:
>> +	frs = UINT_MAX;
>> +
>> +	for (i = 0; i < ARRAY_SIZE(frs_limits) - 1; i++) {
>> +		if (target_pll < frs_limits[i] &&
>> +		    target_pll >= frs_limits[i + 1]) {
>> +			frs = i;
>> +			max_pll = frs_limits[i];
>> +			min_pll = frs_limits[i + 1];
>> +			break;
>> +		}
>> +	}
>> +
>> +	if (frs == UINT_MAX)
>> +		return -EINVAL;
> 
> 
> can be simplified:
> 
> for (i = 0; i < ARRAY_SIZE(frs_limits); i++)
> 
>     if (target_pll >= frs_limits[i])
> 
>        break;
> 
> if (i == ARRAY_SIZE(frs_limits) || i == 0)
> 
>     return -EINVAL;
> 
> frs = i - 1;
> 
> max_pll = frs_limits[i-1];
> 
> min_pll = frs_limits[i];

Yes, it enhances readability as well.

> 
>> +
>> +	refclk = clk_get_rate(priv->refclk);
>> +
>> +	best_diff = UINT_MAX;
>> +	best_pll = 0;
>> +	best_prd = 0;
>> +	best_fbd = 0;
>> +
>> +	for (prd = 0; prd < 16; ++prd) {
>> +		u32 divisor = (prd + 1) * (1 << frs);
>> +		u32 fbd;
>> +
>> +		for (fbd = 0; fbd < 512; ++fbd) {
>> +			u32 pll, diff;
>> +
>> +			pll = (u32)div_u64((u64)refclk * (fbd + 1), divisor);
>> +
>> +			if (pll >= max_pll || pll < min_pll)
>> +				continue;
>> +
>> +			diff = max(pll, target_pll) - min(pll, target_pll);
>> +
>> +			if (diff < best_diff) {
>> +				best_diff = diff;
>> +				best_pll = pll;
>> +				best_prd = prd;
>> +				best_fbd = fbd;
>> +			}
>> +
>> +			if (best_diff == 0)
>> +				break;
>> +		}
>> +
>> +		if (best_diff == 0)
>> +			break;
> why another check here?

To break out from the top for() loop also in case exact match has been
found.

>> +	}
>> +
>> +	if (best_diff == UINT_MAX) {
>> +		dev_err(priv->dev, "could not find suitable PLL setup\n");
>> +		return -EINVAL;
>> +	}
>> +
>> +	priv->fbd = best_fbd;
>> +	priv->prd = best_prd;
>> +	priv->frs = frs;
>> +	priv->dsiclk = best_pll / 2;
>> +
>> +	return 0;
>> +}
>> +
>> +static int tc358768_dsi_host_attach(struct mipi_dsi_host *host,
>> +				    struct mipi_dsi_device *dev)
>> +{
>> +	struct tc358768_priv *priv = dsi_host_to_tc358768(host);
>> +	struct drm_bridge *bridge;
>> +	struct drm_panel *panel;
>> +	struct device_node *ep;
>> +	int ret;
>> +
>> +	if (dev->lanes > 4) {
>> +		dev_err(priv->dev, "unsupported number of data lanes(%u)\n",
>> +			dev->lanes);
>> +		return -EINVAL;
>> +	}
>> +
>> +	/*
>> +	 * tc358768 supports both Video and Pulse mode, but the driver only
>> +	 * implements Video (event) mode currently
>> +	 */
>> +	if (!(dev->mode_flags & MIPI_DSI_MODE_VIDEO)) {
>> +		dev_err(priv->dev, "Only MIPI_DSI_MODE_VIDEO is supported\n");
>> +		return -ENOTSUPP;
>> +	}
>> +
>> +	/*
>> +	 * tc358768 supports RGB888, RGB666, RGB666_PACKED and RGB565, but only
>> +	 * RGB888 is verified.
>> +	 */
>> +	if (dev->format != MIPI_DSI_FMT_RGB888) {
>> +		dev_warn(priv->dev, "Only MIPI_DSI_FMT_RGB888 tested!\n");
>> +		return -ENOTSUPP;
>> +	}
>> +
>> +	ret = drm_of_find_panel_or_bridge(host->dev->of_node, 1, 0, &panel,
>> +					  &bridge);
>> +	if (ret)
>> +		return ret;
>> +
>> +	if (panel) {
>> +		bridge = drm_panel_bridge_add_typed(panel,
>> +						    DRM_MODE_CONNECTOR_DSI);
>> +		if (IS_ERR(bridge))
>> +			return PTR_ERR(bridge);
>> +	}
>> +
>> +	priv->output.dev = dev;
>> +	priv->output.bridge = bridge;
>> +	priv->output.panel = panel;
>> +
>> +	priv->dsi_lanes = dev->lanes;
>> +
>> +	/* get input ep (port0/endpoint0) */
>> +	ret = -EINVAL;
>> +	ep = of_graph_get_endpoint_by_regs(host->dev->of_node, 0, 0);
>> +	if (ep) {
>> +		ret = of_property_read_u32(ep, "data-lines", &priv->pd_lines);
>> +
>> +		of_node_put(ep);
>> +	}
>> +
>> +	if (ret)
>> +		priv->pd_lines = mipi_dsi_pixel_format_to_bpp(dev->format);
>> +
>> +	drm_bridge_add(&priv->bridge);
>> +
>> +	return 0;
>> +}
>> +
>> +static int tc358768_dsi_host_detach(struct mipi_dsi_host *host,
>> +				    struct mipi_dsi_device *dev)
>> +{
>> +	struct tc358768_priv *priv = dsi_host_to_tc358768(host);
>> +
>> +	drm_bridge_remove(&priv->bridge);
>> +	if (priv->output.panel)
>> +		drm_panel_bridge_remove(priv->output.bridge);
>> +
>> +	return 0;
>> +}
>> +
>> +static ssize_t tc358768_dsi_host_transfer(struct mipi_dsi_host *host,
>> +					  const struct mipi_dsi_msg *msg)
>> +{
>> +	struct tc358768_priv *priv = dsi_host_to_tc358768(host);
>> +	struct mipi_dsi_packet packet;
>> +	int ret;
>> +
>> +	if (msg->rx_len) {
>> +		dev_warn(priv->dev, "MIPI rx is not supported\n");
>> +		return -ENOTSUPP;
>> +	}
>> +
>> +	if (msg->tx_len > 8) {
>> +		dev_warn(priv->dev, "Maximum 8 byte MIPI tx is supported\n");
>> +		return -ENOTSUPP;
>> +	}
>> +
>> +	ret = mipi_dsi_create_packet(&packet, msg);
>> +	if (ret)
>> +		return ret;
>> +
>> +	tc358768_hw_enable(priv, true);
>> +
>> +	if (mipi_dsi_packet_format_is_short(msg->type)) {
>> +		tc358768_write(priv, TC358768_DSICMD_TYPE,
>> +			       (0x10 << 8) | (packet.header[0] & 0x3f));
>> +		tc358768_write(priv, TC358768_DSICMD_WC, 0);
>> +		tc358768_write(priv, TC358768_DSICMD_WD0,
>> +			       (packet.header[2] << 8) | packet.header[1]);
>> +	} else {
>> +		int i, j;
>> +
>> +		tc358768_write(priv, TC358768_DSICMD_TYPE,
>> +			       (0x40 << 8) | (packet.header[0] & 0x3f));
>> +		tc358768_write(priv, TC358768_DSICMD_WC, packet.payload_length);
>> +		for (i = 0; i < packet.payload_length; i += 2) {
>> +			u16 val = 0;
>> +
>> +			for (j = 0; j < 2 && i + j < packet.payload_length; j++)
>> +				val |= packet.payload[i + j] << (8 * j);
>> +
> 
> 
> Quite clever, but barely readable, maybe:
> 
> u16 val = packet.payload[i];
> 
> if (i + 1 < packet.payload_length)
> 
>   val |= packet.payload[i + 1] << 8;

yes, looks simpler.

> 
> 
>> +			tc358768_write(priv, TC358768_DSICMD_WD0 + i, val);
>> +		}
>> +	}
>> +
>> +	/* start transfer */
>> +	tc358768_write(priv, TC358768_DSICMD_TX, 1);
>> +
>> +	tc358768_hw_enable(priv, false);
>> +
>> +	return 0;
>> +}
>> +
>> +static const struct mipi_dsi_host_ops tc358768_dsi_host_ops = {
>> +	.attach = tc358768_dsi_host_attach,
>> +	.detach = tc358768_dsi_host_detach,
>> +	.transfer = tc358768_dsi_host_transfer,
>> +};
>> +
>> +static int tc358768_bridge_attach(struct drm_bridge *bridge)
>> +{
>> +	struct tc358768_priv *priv = bridge_to_tc358768(bridge);
>> +
>> +	if (!drm_core_check_feature(bridge->dev, DRIVER_ATOMIC)) {
>> +		dev_err(priv->dev, "needs atomic updates support\n");
>> +		return -ENOTSUPP;
>> +	}
>> +
>> +	return drm_bridge_attach(bridge->encoder, priv->output.bridge, bridge);
>> +}
>> +
>> +static enum drm_mode_status
>> +tc358768_bridge_mode_valid(struct drm_bridge *bridge,
>> +			   const struct drm_display_mode *mode)
>> +{
>> +	struct tc358768_priv *priv = bridge_to_tc358768(bridge);
>> +
>> +	priv->mode = mode;
> 
> 
> This is dangerous, you should assume mode pointer provided in this
> callback is valid only till end of function.
> 
> If you need mode later you can use this ugly pointer:
> 
> priv->bridge.encoder->crtc->state->adjusted_mode
> 
> or alternatively copy mode to priv (also ugly, but at least no dangling
> pointers).

OK, I'll see how it can be reworked.

> 
> 
> 
>> +
>> +	if (tc358768_calc_pll(priv))
>> +		return MODE_CLOCK_RANGE;
> 
> tc358768_calc_pll modifies state, mode_valid callback shouldn't do it.
> 
> 
> Regards
> 
> Andrzej

Thank you for the review,
- Péter

>> +
>> +	return MODE_OK;
>> +}
>> +
>> +static void tc358768_bridge_disable(struct drm_bridge *bridge)
>> +{
>> +	struct tc358768_priv *priv = bridge_to_tc358768(bridge);
>> +
>> +	/* set FrmStop */
>> +	tc358768_update_bits(priv, TC358768_PP_MISC, BIT(15), BIT(15));
>> +
>> +	/* wait at least for one frame */
>> +	msleep(50);
>> +
>> +	/* clear PP_en */
>> +	tc358768_update_bits(priv, TC358768_CONFCTL, BIT(6), 0);
>> +
>> +	/* set RstPtr */
>> +	tc358768_update_bits(priv, TC358768_PP_MISC, BIT(14), BIT(14));
>> +
>> +	tc358768_hw_enable(priv, false);
>> +}
>> +
>> +static void tc358768_setup_pll(struct tc358768_priv *priv)
>> +{
>> +	u32 fbd, prd, frs;
>> +
>> +	fbd = priv->fbd;
>> +	prd = priv->prd;
>> +	frs = priv->frs;
>> +
>> +	dev_dbg(priv->dev, "PLL: refclk %lu, fbd %u, prd %u, frs %u\n",
>> +		clk_get_rate(priv->refclk), fbd, prd, frs);
>> +	dev_dbg(priv->dev, "PLL: pll_clk: %u, DSIClk %u, DSIByteClk %u\n",
>> +		priv->dsiclk * 2, priv->dsiclk, priv->dsiclk / 4);
>> +	dev_dbg(priv->dev, "PLL: pclk %u (panel: %u)\n",
>> +		tc358768_pll_to_pclk(priv, priv->dsiclk * 2),
>> +		priv->mode->clock * 1000);
>> +
>> +	/* PRD[15:12] FBD[8:0] */
>> +	tc358768_write(priv, TC358768_PLLCTL0, (prd << 12) | fbd);
>> +
>> +	/* FRS[11:10] LBWS[9:8] CKEN[4] RESETB[1] EN[0] */
>> +	tc358768_write(priv, TC358768_PLLCTL1,
>> +		       (frs << 10) | (0x2 << 8) | BIT(1) | BIT(0));
>> +
>> +	/* wait for lock */
>> +	usleep_range(1000, 2000);
>> +
>> +	/* FRS[11:10] LBWS[9:8] CKEN[4] PLL_CKEN[4] RESETB[1] EN[0] */
>> +	tc358768_write(priv, TC358768_PLLCTL1,
>> +		       (frs << 10) | (0x2 << 8) | BIT(4) | BIT(1) | BIT(0));
>> +}
>> +
>> +#define TC358768_PRECISION	1000
>> +static u32 tc358768_ns_to_cnt(u32 ns, u32 period_nsk)
>> +{
>> +	return (ns * TC358768_PRECISION + period_nsk) / period_nsk;
>> +}
>> +
>> +static u32 tc358768_to_ns(u32 nsk)
>> +{
>> +	return (nsk / TC358768_PRECISION);
>> +}
>> +
>> +static void tc358768_bridge_enable(struct drm_bridge *bridge)
>> +{
>> +	struct tc358768_priv *priv = bridge_to_tc358768(bridge);
>> +	const struct drm_display_mode *mode = priv->mode;
>> +	struct mipi_dsi_device *dsi_dev = priv->output.dev;
>> +	u32 val, val2, lptxcnt, hact, data_type;
>> +	u32 dsiclk = priv->dsiclk;
>> +	u32 dsibclk = dsiclk / 4;
>> +	u32 dsibclk_nsk, dsiclk_nsk, ui_nsk, phy_delay_nsk;
>> +	int i;
>> +
>> +	tc358768_hw_enable(priv, true);
>> +
>> +	tc358768_sw_reset(priv);
>> +
>> +	tc358768_setup_pll(priv);
>> +
>> +	/* VSDly[9:0] */
>> +	tc358768_write(priv, TC358768_VSDLY, 1);
>> +
>> +	/* Data Format Control Register */
>> +	val = BIT(2) | BIT(1) | BIT(0); /* rdswap_en | dsitx_en | txdt_en */
>> +	switch (dsi_dev->format) {
>> +	case MIPI_DSI_FMT_RGB888:
>> +		val |= (0x3 << 4);
>> +		hact = mode->hdisplay * 3;
>> +		data_type = MIPI_DSI_PACKED_PIXEL_STREAM_24;
>> +		break;
>> +	case MIPI_DSI_FMT_RGB666:
>> +		val |= (0x4 << 4);
>> +		hact = mode->hdisplay * 3;
>> +		data_type = MIPI_DSI_PACKED_PIXEL_STREAM_18;
>> +		break;
>> +
>> +	case MIPI_DSI_FMT_RGB666_PACKED:
>> +		val |= (0x4 << 4) | BIT(3);
>> +		hact = mode->hdisplay * 18 / 8;
>> +		data_type = MIPI_DSI_PIXEL_STREAM_3BYTE_18;
>> +		break;
>> +
>> +	case MIPI_DSI_FMT_RGB565:
>> +		val |= (0x5 << 4);
>> +		hact = mode->hdisplay * 2;
>> +		data_type = MIPI_DSI_PACKED_PIXEL_STREAM_16;
>> +		break;
>> +	default:
>> +		dev_err(priv->dev, "Invalid data format (%u)\n",
>> +			dsi_dev->format);
>> +		return;
>> +	}
>> +
>> +	tc358768_write(priv, TC358768_DATAFMT, val);
>> +	tc358768_write(priv, TC358768_DSITX_DT, data_type);
>> +
>> +	/* Enable D-PHY (HiZ->LP11) */
>> +	tc358768_write(priv, TC358768_CLW_CNTRL, 0x0000);
>> +	/* Enable lanes */
>> +	for (i = 0; i < dsi_dev->lanes; i++)
>> +		tc358768_write(priv, TC358768_D0W_CNTRL + i * 4, 0x0000);
>> +
>> +	/* DSI Timings */
>> +	dsibclk_nsk = (u32)div_u64((u64)1000000000 * TC358768_PRECISION,
>> +				  dsibclk);
>> +	dsiclk_nsk = (u32)div_u64((u64)1000000000 * TC358768_PRECISION, dsiclk);
>> +	ui_nsk = dsiclk_nsk / 2;
>> +	phy_delay_nsk = dsibclk_nsk + 2 * dsiclk_nsk;
>> +	dev_dbg(priv->dev, "dsiclk_nsk: %u\n", dsiclk_nsk);
>> +	dev_dbg(priv->dev, "ui_nsk: %u\n", ui_nsk);
>> +	dev_dbg(priv->dev, "dsibclk_nsk: %u\n", dsibclk_nsk);
>> +	dev_dbg(priv->dev, "phy_delay_nsk: %u\n", phy_delay_nsk);
>> +
>> +	/* LP11 > 100us for D-PHY Rx Init */
>> +	val = tc358768_ns_to_cnt(100 * 1000, dsibclk_nsk) - 1;
>> +	dev_dbg(priv->dev, "LINEINITCNT: 0x%x\n", val);
>> +	tc358768_write(priv, TC358768_LINEINITCNT, val);
>> +
>> +	/* LPTimeCnt > 50ns */
>> +	val = tc358768_ns_to_cnt(50, dsibclk_nsk) - 1;
>> +	lptxcnt = val;
>> +	dev_dbg(priv->dev, "LPTXTIMECNT: 0x%x\n", val);
>> +	tc358768_write(priv, TC358768_LPTXTIMECNT, val);
>> +
>> +	/* 38ns < TCLK_PREPARE < 95ns */
>> +	val = tc358768_ns_to_cnt(65, dsibclk_nsk) - 1;
>> +	/* TCLK_PREPARE > 300ns */
>> +	val2 = tc358768_ns_to_cnt(300 + tc358768_to_ns(3 * ui_nsk),
>> +				  dsibclk_nsk);
>> +	val |= (val2 - tc358768_to_ns(phy_delay_nsk - dsibclk_nsk)) << 8;
>> +	dev_dbg(priv->dev, "TCLK_HEADERCNT: 0x%x\n", val);
>> +	tc358768_write(priv, TC358768_TCLK_HEADERCNT, val);
>> +
>> +	/* TCLK_TRAIL > 60ns + 3*UI */
>> +	val = 60 + tc358768_to_ns(3 * ui_nsk);
>> +	val = tc358768_ns_to_cnt(val, dsibclk_nsk) - 5;
>> +	dev_dbg(priv->dev, "TCLK_TRAILCNT: 0x%x\n", val);
>> +	tc358768_write(priv, TC358768_TCLK_TRAILCNT, val);
>> +
>> +	/* 40ns + 4*UI < THS_PREPARE < 85ns + 6*UI */
>> +	val = 50 + tc358768_to_ns(4 * ui_nsk);
>> +	val = tc358768_ns_to_cnt(val, dsibclk_nsk) - 1;
>> +	/* THS_ZERO > 145ns + 10*UI */
>> +	val2 = tc358768_ns_to_cnt(145 - tc358768_to_ns(ui_nsk), dsibclk_nsk);
>> +	val |= (val2 - tc358768_to_ns(phy_delay_nsk)) << 8;
>> +	dev_dbg(priv->dev, "THS_HEADERCNT: 0x%x\n", val);
>> +	tc358768_write(priv, TC358768_THS_HEADERCNT, val);
>> +
>> +	/* TWAKEUP > 1ms in lptxcnt steps */
>> +	val = tc358768_ns_to_cnt(1020000, dsibclk_nsk);
>> +	val = val / (lptxcnt + 1) - 1;
>> +	dev_dbg(priv->dev, "TWAKEUP: 0x%x\n", val);
>> +	tc358768_write(priv, TC358768_TWAKEUP, val);
>> +
>> +	/* TCLK_POSTCNT > 60ns + 52*UI */
>> +	val = tc358768_ns_to_cnt(60 + tc358768_to_ns(52 * ui_nsk),
>> +				 dsibclk_nsk) - 3;
>> +	dev_dbg(priv->dev, "TCLK_POSTCNT: 0x%x\n", val);
>> +	tc358768_write(priv, TC358768_TCLK_POSTCNT, val);
>> +
>> +	/* 60ns + 4*UI < THS_PREPARE < 105ns + 12*UI */
>> +	val = tc358768_ns_to_cnt(60 + tc358768_to_ns(15 * ui_nsk),
>> +				 dsibclk_nsk) - 5;
>> +	dev_dbg(priv->dev, "THS_TRAILCNT: 0x%x\n", val);
>> +	tc358768_write(priv, TC358768_THS_TRAILCNT, val);
>> +
>> +	val = BIT(0);
>> +	for (i = 0; i < dsi_dev->lanes; i++)
>> +		val |= BIT(i + 1);
>> +	tc358768_write(priv, TC358768_HSTXVREGEN, val);
>> +
>> +	if (!(dsi_dev->mode_flags & MIPI_DSI_CLOCK_NON_CONTINUOUS))
>> +		tc358768_write(priv, TC358768_TXOPTIONCNTRL, 0x1);
>> +
>> +	/* TXTAGOCNT[26:16] RXTASURECNT[10:0] */
>> +	val = tc358768_to_ns((lptxcnt + 1) * dsibclk_nsk * 4);
>> +	val = tc358768_ns_to_cnt(val, dsibclk_nsk) - 1;
>> +	val2 = tc358768_ns_to_cnt(tc358768_to_ns((lptxcnt + 1) * dsibclk_nsk),
>> +				  dsibclk_nsk) - 2;
>> +	val |= val2 << 16;
>> +	dev_dbg(priv->dev, "BTACNTRL1: 0x%x\n", val);
>> +	tc358768_write(priv, TC358768_BTACNTRL1, val);
>> +
>> +	/* START[0] */
>> +	tc358768_write(priv, TC358768_STARTCNTRL, 1);
>> +
>> +	/* Set event mode */
>> +	tc358768_write(priv, TC358768_DSI_EVENT, 1);
>> +
>> +	/* vsw (+ vbp) */
>> +	tc358768_write(priv, TC358768_DSI_VSW,
>> +		       mode->vtotal - mode->vsync_start);
>> +	/* vbp (not used in event mode) */
>> +	tc358768_write(priv, TC358768_DSI_VBPR, 0);
>> +	/* vact */
>> +	tc358768_write(priv, TC358768_DSI_VACT, mode->vdisplay);
>> +
>> +	/* (hsw + hbp) * byteclk * ndl / pclk */
>> +	val = (u32)div_u64((mode->htotal - mode->hsync_start) *
>> +			   ((u64)priv->dsiclk / 4) * priv->dsi_lanes,
>> +			   mode->clock * 1000);
>> +	tc358768_write(priv, TC358768_DSI_HSW, val);
>> +	/* hbp (not used in event mode) */
>> +	tc358768_write(priv, TC358768_DSI_HBPR, 0);
>> +	/* hact (bytes) */
>> +	tc358768_write(priv, TC358768_DSI_HACT, hact);
>> +
>> +	/* VSYNC polarity */
>> +	if (!(mode->flags & DRM_MODE_FLAG_NVSYNC))
>> +		tc358768_update_bits(priv, TC358768_CONFCTL, BIT(5), BIT(5));
>> +	/* HSYNC polarity */
>> +	if (mode->flags & DRM_MODE_FLAG_PHSYNC)
>> +		tc358768_update_bits(priv, TC358768_PP_MISC, BIT(0), BIT(0));
>> +
>> +	/* Start DSI Tx */
>> +	tc358768_write(priv, TC358768_DSI_START, 0x1);
>> +
>> +	/* Configure DSI_Control register */
>> +	val = (6 << 29) | (0x3 << 24); /* CLEAR, DSI_Control */
>> +	val |= BIT(7) | BIT(5) | 0x3 << 1 | BIT(0);
>> +	tc358768_write(priv, TC358768_DSI_CONFW, val);
>> +
>> +	val = (5 << 29) | (0x3 << 24); /* SET, DSI_Control */
>> +	if (!(dsi_dev->mode_flags & MIPI_DSI_MODE_LPM))
>> +		val |= BIT(7);
>> +	if (!(dsi_dev->mode_flags & MIPI_DSI_CLOCK_NON_CONTINUOUS))
>> +		val |= BIT(5);
>> +	val |= (dsi_dev->lanes - 1) << 1;
>> +	if (dsi_dev->mode_flags & MIPI_DSI_MODE_EOT_PACKET)
>> +		val |= BIT(0);
>> +	tc358768_write(priv, TC358768_DSI_CONFW, val);
>> +
>> +	val = (6 << 29) | (0x3 << 24); /* CLEAR, DSI_Control */
>> +	val |= 0x8000; /* DSI mode */
>> +	tc358768_write(priv, TC358768_DSI_CONFW, val);
>> +
>> +	/* clear FrmStop and RstPtr */
>> +	tc358768_update_bits(priv, TC358768_PP_MISC, 0x3 << 14, 0);
>> +
>> +	/* set PP_en */
>> +	tc358768_update_bits(priv, TC358768_CONFCTL, BIT(6), BIT(6));
>> +}
>> +
>> +static const struct drm_bridge_funcs tc358768_bridge_funcs = {
>> +	.attach = tc358768_bridge_attach,
>> +	.mode_valid = tc358768_bridge_mode_valid,
>> +	.disable = tc358768_bridge_disable,
>> +	.enable = tc358768_bridge_enable,
>> +};
>> +
>> +static const struct drm_bridge_timings default_tc358768_timings = {
>> +	.input_bus_flags = DRM_BUS_FLAG_PIXDATA_SAMPLE_POSEDGE
>> +		 | DRM_BUS_FLAG_SYNC_SAMPLE_NEGEDGE
>> +		 | DRM_BUS_FLAG_DE_HIGH,
>> +};
>> +
>> +static bool tc358768_is_reserved_reg(unsigned int reg)
>> +{
>> +	switch (reg) {
>> +	case 0x114 ... 0x13f:
>> +	case 0x200:
>> +	case 0x20c:
>> +	case 0x400 ... 0x408:
>> +	case 0x41c ... 0x42f:
>> +		return true;
>> +	default:
>> +		return false;
>> +	}
>> +}
>> +
>> +static bool tc358768_writeable_reg(struct device *dev, unsigned int reg)
>> +{
>> +	if (tc358768_is_reserved_reg(reg))
>> +		return false;
>> +
>> +	switch (reg) {
>> +	case TC358768_CHIPID:
>> +	case TC358768_FIFOSTATUS:
>> +	case TC358768_DSITXSTATUS ... (TC358768_DSITXSTATUS + 2):
>> +	case TC358768_DSI_CONTROL ... (TC358768_DSI_INT_ENA + 2):
>> +	case TC358768_DSICMD_RDFIFO ... (TC358768_DSI_ERR_HALT + 2):
>> +		return false;
>> +	default:
>> +		return true;
>> +	}
>> +}
>> +
>> +static bool tc358768_readable_reg(struct device *dev, unsigned int reg)
>> +{
>> +	if (tc358768_is_reserved_reg(reg))
>> +		return false;
>> +
>> +	switch (reg) {
>> +	case TC358768_STARTCNTRL:
>> +	case TC358768_DSI_CONFW ... (TC358768_DSI_CONFW + 2):
>> +	case TC358768_DSI_INT_CLR ... (TC358768_DSI_INT_CLR + 2):
>> +	case TC358768_DSI_START ... (TC358768_DSI_START + 2):
>> +	case TC358768_DBG_DATA:
>> +		return false;
>> +	default:
>> +		return true;
>> +	}
>> +}
>> +
>> +static bool tc358768_volatile_reg(struct device *dev, unsigned int reg)
>> +{
>> +	switch (reg) {
>> +	case TC358768_FIFOSTATUS:
>> +	case TC358768_STARTCNTRL ... (TC358768_DSITXSTATUS + 2):
>> +	case TC358768_DSI_CONTROL ... (TC358768_DSI_INT_ENA + 2):
>> +	case TC358768_DSICMD_RDFIFO ... (TC358768_DSI_ERR_HALT + 2):
>> +	case TC358768_DSICMD_TX:
>> +		return true;
>> +	default:
>> +		return false;
>> +	}
>> +}
>> +
>> +static const struct regmap_config tc358768_regmap_config = {
>> +	.name = "tc358768",
>> +	.reg_bits = 16,
>> +	.val_bits = 16,
>> +	.max_register = TC358768_DSI_HACT,
>> +	.cache_type = REGCACHE_RBTREE,
>> +	.writeable_reg = tc358768_writeable_reg,
>> +	.readable_reg = tc358768_readable_reg,
>> +	.volatile_reg = tc358768_volatile_reg,
>> +	.reg_format_endian = REGMAP_ENDIAN_BIG,
>> +	.val_format_endian = REGMAP_ENDIAN_BIG,
>> +};
>> +
>> +static const struct i2c_device_id tc358768_i2c_ids[] = {
>> +	{ "tc358768", 0 },
>> +	{ "tc358778", 0 },
>> +	{ }
>> +};
>> +MODULE_DEVICE_TABLE(i2c, tc358768_i2c_ids);
>> +
>> +static const struct of_device_id tc358768_of_ids[] = {
>> +	{ .compatible = "toshiba,tc358768", },
>> +	{ .compatible = "toshiba,tc358778", },
>> +	{ }
>> +};
>> +MODULE_DEVICE_TABLE(of, tc358768_of_ids);
>> +
>> +static int tc358768_get_regulators(struct tc358768_priv *priv)
>> +{
>> +	int i, ret;
>> +
>> +	for (i = 0; i < ARRAY_SIZE(priv->supplies); ++i)
>> +		priv->supplies[i].supply = tc358768_supplies[i];
>> +
>> +	ret = devm_regulator_bulk_get(priv->dev, ARRAY_SIZE(priv->supplies),
>> +				      priv->supplies);
>> +	if (ret < 0)
>> +		dev_err(priv->dev, "failed to get regulators: %d\n", ret);
>> +
>> +	return ret;
>> +}
>> +
>> +static int tc358768_i2c_probe(struct i2c_client *client,
>> +			      const struct i2c_device_id *id)
>> +{
>> +	struct tc358768_priv *priv;
>> +	struct device *dev = &client->dev;
>> +	struct device_node *np = dev->of_node;
>> +	int ret;
>> +
>> +	if (!np)
>> +		return -ENODEV;
>> +
>> +	priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);
>> +	if (!priv)
>> +		return -ENOMEM;
>> +
>> +	dev_set_drvdata(dev, priv);
>> +	priv->dev = dev;
>> +
>> +	ret = tc358768_get_regulators(priv);
>> +	if (ret)
>> +		return ret;
>> +
>> +	priv->refclk = devm_clk_get(dev, "refclk");
>> +	if (IS_ERR(priv->refclk))
>> +		return PTR_ERR(priv->refclk);
>> +
>> +	/*
>> +	 * RESX is low active, to disable tc358768 initially (keep in reset)
>> +	 * the gpio line must be LOW. This is the ASSERTED state of
>> +	 * GPIO_ACTIVE_LOW (GPIOD_OUT_HIGH == ASSERTED).
>> +	 */
>> +	priv->reset_gpio  = devm_gpiod_get_optional(dev, "reset",
>> +						    GPIOD_OUT_HIGH);
>> +	if (IS_ERR(priv->reset_gpio))
>> +		return PTR_ERR(priv->reset_gpio);
>> +
>> +	priv->regmap = devm_regmap_init_i2c(client, &tc358768_regmap_config);
>> +	if (IS_ERR(priv->regmap)) {
>> +		dev_err(dev, "Failed to init regmap\n");
>> +		return PTR_ERR(priv->regmap);
>> +	}
>> +
>> +	if (priv->reset_gpio)
>> +		regcache_cache_only(priv->regmap, true);
>> +
>> +	priv->dsi_host.dev = dev;
>> +	priv->dsi_host.ops = &tc358768_dsi_host_ops;
>> +
>> +	priv->bridge.funcs = &tc358768_bridge_funcs;
>> +	priv->bridge.timings = &default_tc358768_timings;
>> +	priv->bridge.of_node = np;
>> +
>> +	i2c_set_clientdata(client, priv);
>> +
>> +	ret = mipi_dsi_host_register(&priv->dsi_host);
>> +	if (ret)
>> +		return ret;
>> +
>> +	return 0;
>> +}
>> +
>> +static int tc358768_i2c_remove(struct i2c_client *client)
>> +{
>> +	struct tc358768_priv *priv = i2c_get_clientdata(client);
>> +
>> +	mipi_dsi_host_unregister(&priv->dsi_host);
>> +
>> +	return 0;
>> +}
>> +
>> +static struct i2c_driver tc358768_driver = {
>> +	.driver = {
>> +		.name = "tc358768",
>> +		.of_match_table = tc358768_of_ids,
>> +	},
>> +	.id_table = tc358768_i2c_ids,
>> +	.probe = tc358768_i2c_probe,
>> +	.remove	= tc358768_i2c_remove,
>> +};
>> +module_i2c_driver(tc358768_driver);
>> +
>> +MODULE_AUTHOR("Peter Ujfalusi <peter.ujfalusi@ti.com>");
>> +MODULE_DESCRIPTION("TC358768AXBG/TC358778XBG DSI bridge");
>> +MODULE_LICENSE("GPL v2");
> 
> 

Texas Instruments Finland Oy, Porkkalankatu 22, 00180 Helsinki.
Y-tunnus/Business ID: 0615521-4. Kotipaikka/Domicile: Helsinki

From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <SRS0=jJ3D=3K=lists.freedesktop.org=dri-devel-bounces@kernel.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-8.1 required=3.0 tests=DKIM_INVALID,DKIM_SIGNED,
	HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI,SIGNED_OFF_BY,
	SPF_HELO_NONE,SPF_PASS,USER_AGENT_SANE_1 autolearn=ham autolearn_force=no
	version=3.4.0
Received: from mail.kernel.org (mail.kernel.org [198.145.29.99])
	by smtp.lore.kernel.org (Postfix) with ESMTP id DE0BDC33CB6
	for <dri-devel@archiver.kernel.org>; Tue, 21 Jan 2020 15:10:49 +0000 (UTC)
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by mail.kernel.org (Postfix) with ESMTPS id A8AD721569
	for <dri-devel@archiver.kernel.org>; Tue, 21 Jan 2020 15:10:49 +0000 (UTC)
Authentication-Results: mail.kernel.org;
	dkim=fail reason="signature verification failed" (1024-bit key) header.d=ti.com header.i=@ti.com header.b="UWmCdb7R"
DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org A8AD721569
Authentication-Results: mail.kernel.org; dmarc=fail (p=quarantine dis=none) header.from=ti.com
Authentication-Results: mail.kernel.org; spf=none smtp.mailfrom=dri-devel-bounces@lists.freedesktop.org
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 10F4F6EA93;
	Tue, 21 Jan 2020 15:10:49 +0000 (UTC)
Received: from lelv0143.ext.ti.com (lelv0143.ext.ti.com [198.47.23.248])
 by gabe.freedesktop.org (Postfix) with ESMTPS id EDE066EA93
 for <dri-devel@lists.freedesktop.org>; Tue, 21 Jan 2020 15:10:47 +0000 (UTC)
Received: from fllv0035.itg.ti.com ([10.64.41.0])
 by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 00LFAShC030324;
 Tue, 21 Jan 2020 09:10:28 -0600
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com;
 s=ti-com-17Q1; t=1579619428;
 bh=S787kA/qOm7iZUqlrj6VPWtJgu9lRcjQf++24S66s1w=;
 h=Subject:To:CC:References:From:Date:In-Reply-To;
 b=UWmCdb7RHQmwm75sCCwwuCfCh0z/raPWpI/lqRVhn9ngU4oBWPtBcTQuK9WfA34C+
 3TFNTRLTJAjIguoVgYrIXWmTcvMOMnPpXvWfB6/HgCTfsLCrIxG0cjsYBL06nBR+Kc
 LZct8oeFCjefinQWsYRx5ZYi8nXI1IsjGXydFVHI=
Received: from DLEE107.ent.ti.com (dlee107.ent.ti.com [157.170.170.37])
 by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTP id 00LFAS3S022670;
 Tue, 21 Jan 2020 09:10:28 -0600
Received: from DLEE100.ent.ti.com (157.170.170.30) by DLEE107.ent.ti.com
 (157.170.170.37) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1847.3; Tue, 21
 Jan 2020 09:10:28 -0600
Received: from fllv0040.itg.ti.com (10.64.41.20) by DLEE100.ent.ti.com
 (157.170.170.30) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1847.3 via
 Frontend Transport; Tue, 21 Jan 2020 09:10:28 -0600
Received: from [192.168.2.6] (ileax41-snat.itg.ti.com [10.172.224.153])
 by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 00LFAPhZ085861;
 Tue, 21 Jan 2020 09:10:25 -0600
Subject: Re: [PATCH 2/2] drm/bridge: Add tc358768 driver
To: Andrzej Hajda <a.hajda@samsung.com>, <airlied@linux.ie>, <daniel@ffwll.ch>,
 <robh+dt@kernel.org>, <mark.rutland@arm.com>, <narmstrong@baylibre.com>
References: <20191217101506.18910-1-peter.ujfalusi@ti.com>
 <CGME20191217101520epcas1p4a2bdee0cab0c11670b74fbe9e9397835@epcas1p4.samsung.com>
 <20191217101506.18910-3-peter.ujfalusi@ti.com>
 <35d664fe-8091-2744-abf2-69828ebf1148@samsung.com>
From: Peter Ujfalusi <peter.ujfalusi@ti.com>
Message-ID: <14306079-500d-09ca-df94-4cf72c43f858@ti.com>
Date: Tue, 21 Jan 2020 17:11:05 +0200
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
 Thunderbird/60.9.0
MIME-Version: 1.0
In-Reply-To: <35d664fe-8091-2744-abf2-69828ebf1148@samsung.com>
Content-Language: en-US
X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180
X-BeenThere: dri-devel@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Direct Rendering Infrastructure - Development
 <dri-devel.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/dri-devel>,
 <mailto:dri-devel-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/dri-devel>
List-Post: <mailto:dri-devel@lists.freedesktop.org>
List-Help: <mailto:dri-devel-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/dri-devel>,
 <mailto:dri-devel-request@lists.freedesktop.org?subject=subscribe>
Cc: devicetree@vger.kernel.org, jernej.skrabec@siol.net, jonas@kwiboo.se,
 linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org,
 tomi.valkeinen@ti.com, Laurent.pinchart@ideasonboard.com
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: base64
Errors-To: dri-devel-bounces@lists.freedesktop.org
Sender: "dri-devel" <dri-devel-bounces@lists.freedesktop.org>

SGkgQW5kcnplaiwKCk9uIDE2LzAxLzIwMjAgMTYuMzUsIEFuZHJ6ZWogSGFqZGEgd3JvdGU6Cj4g
T24gMTcuMTIuMjAxOSAxMToxNSwgUGV0ZXIgVWpmYWx1c2kgd3JvdGU6Cj4+IEFkZCBiYXNpYyBz
dXBwb3J0IGZvciB0aGUgVG9zaGliYSBUQzM1ODc2OCBSR0IgdG8gRFNJIGJyaWRnZS4KPj4gTm90
IGFsbCB0aGUgZmVhdHVyZXMgb2YgdGhlIFRDMzU4NzY4IGlzIGltcGxlbWVudGVkIGJ5IHRoZSBp
bml0aWFsIGRyaXZlcjoKPj4gTUlQSV9EU0lfTU9ERV9WSURFTyBhbmQgTUlQSV9EU0lfRk1UX1JH
Qjg4OCBpcyBvbmx5IHN1cHBvcnRlZCBhbmQgdGVzdGVkLgo+Pgo+PiBPbmx5IHdyaXRlIGlzIGlt
cGxlbWVudGVkIGZvciBtaXBpX2RzaV9ob3N0X29wcy50cmFuc2Zlci4KPj4KPj4gU2lnbmVkLW9m
Zi1ieTogUGV0ZXIgVWpmYWx1c2kgPHBldGVyLnVqZmFsdXNpQHRpLmNvbT4KPj4gLS0tCj4+ICBk
cml2ZXJzL2dwdS9kcm0vYnJpZGdlL0tjb25maWcgICAgfCAgMTAgKwo+PiAgZHJpdmVycy9ncHUv
ZHJtL2JyaWRnZS9NYWtlZmlsZSAgIHwgICAxICsKPj4gIGRyaXZlcnMvZ3B1L2RybS9icmlkZ2Uv
dGMzNTg3NjguYyB8IDk2MyArKysrKysrKysrKysrKysrKysrKysrKysrKysrKysKPj4gIDMgZmls
ZXMgY2hhbmdlZCwgOTc0IGluc2VydGlvbnMoKykKPj4gIGNyZWF0ZSBtb2RlIDEwMDY0NCBkcml2
ZXJzL2dwdS9kcm0vYnJpZGdlL3RjMzU4NzY4LmMKPj4KPj4gZGlmZiAtLWdpdCBhL2RyaXZlcnMv
Z3B1L2RybS9icmlkZ2UvS2NvbmZpZyBiL2RyaXZlcnMvZ3B1L2RybS9icmlkZ2UvS2NvbmZpZwo+
PiBpbmRleCBjY2M2OThjNDRmNTguLmZkNjU2NjY3MDJlMSAxMDA2NDQKPj4gLS0tIGEvZHJpdmVy
cy9ncHUvZHJtL2JyaWRnZS9LY29uZmlnCj4+ICsrKyBiL2RyaXZlcnMvZ3B1L2RybS9icmlkZ2Uv
S2NvbmZpZwo+PiBAQCAtMTIyLDYgKzEyMiwxNiBAQCBjb25maWcgRFJNX1RPU0hJQkFfVEMzNTg3
NjcKPj4gIAktLS1oZWxwLS0tCj4+ICAJICBUb3NoaWJhIFRDMzU4NzY3IGVEUCBicmlkZ2UgY2hp
cCBkcml2ZXIuCj4+ICAKPj4gK2NvbmZpZyBEUk1fVE9TSElCQV9UQzM1ODc2OAo+PiArCXRyaXN0
YXRlICJUb3NoaWJhIFRDMzU4NzY4IE1JUEkgRFNJIGJyaWRnZSIKPj4gKwlkZXBlbmRzIG9uIE9G
Cj4+ICsJc2VsZWN0IERSTV9LTVNfSEVMUEVSCj4+ICsJc2VsZWN0IFJFR01BUF9JMkMKPj4gKwlz
ZWxlY3QgRFJNX1BBTkVMCj4+ICsJc2VsZWN0IERSTV9NSVBJX0RTSQo+PiArCWhlbHAKPj4gKwkg
IFRvc2hpYmEgVEMzNTg3NjhBWEJHL1RDMzU4Nzc4WEJHIERTSSBicmlkZ2UgY2hpcCBkcml2ZXIu
Cj4+ICsKPj4gIGNvbmZpZyBEUk1fVElfVEZQNDEwCj4+ICAJdHJpc3RhdGUgIlRJIFRGUDQxMCBE
VkkvSERNSSBicmlkZ2UiCj4+ICAJZGVwZW5kcyBvbiBPRgo+PiBkaWZmIC0tZ2l0IGEvZHJpdmVy
cy9ncHUvZHJtL2JyaWRnZS9NYWtlZmlsZSBiL2RyaXZlcnMvZ3B1L2RybS9icmlkZ2UvTWFrZWZp
bGUKPj4gaW5kZXggYTZjN2RkNzcyN2VhLi4yMDQ2OTZlMzA1NzIgMTAwNjQ0Cj4+IC0tLSBhL2Ry
aXZlcnMvZ3B1L2RybS9icmlkZ2UvTWFrZWZpbGUKPj4gKysrIGIvZHJpdmVycy9ncHUvZHJtL2Jy
aWRnZS9NYWtlZmlsZQo+PiBAQCAtMTEsNiArMTEsNyBAQCBvYmotJChDT05GSUdfRFJNX1NJSTky
MzQpICs9IHNpaTkyMzQubwo+PiAgb2JqLSQoQ09ORklHX0RSTV9USElORV9USEM2M0xWRDEwMjQp
ICs9IHRoYzYzbHZkMTAyNC5vCj4+ICBvYmotJChDT05GSUdfRFJNX1RPU0hJQkFfVEMzNTg3NjQp
ICs9IHRjMzU4NzY0Lm8KPj4gIG9iai0kKENPTkZJR19EUk1fVE9TSElCQV9UQzM1ODc2NykgKz0g
dGMzNTg3Njcubwo+PiArb2JqLSQoQ09ORklHX0RSTV9UT1NISUJBX1RDMzU4NzY4KSArPSB0YzM1
ODc2OC5vCj4+ICBvYmotJChDT05GSUdfRFJNX0kyQ19BRFY3NTExKSArPSBhZHY3NTExLwo+PiAg
b2JqLSQoQ09ORklHX0RSTV9USV9TTjY1RFNJODYpICs9IHRpLXNuNjVkc2k4Ni5vCj4+ICBvYmot
JChDT05GSUdfRFJNX1RJX1RGUDQxMCkgKz0gdGktdGZwNDEwLm8KPj4gZGlmZiAtLWdpdCBhL2Ry
aXZlcnMvZ3B1L2RybS9icmlkZ2UvdGMzNTg3NjguYyBiL2RyaXZlcnMvZ3B1L2RybS9icmlkZ2Uv
dGMzNTg3NjguYwo+PiBuZXcgZmlsZSBtb2RlIDEwMDY0NAo+PiBpbmRleCAwMDAwMDAwMDAwMDAu
LjYzNTcxMTkxYjFjNAo+PiAtLS0gL2Rldi9udWxsCj4+ICsrKyBiL2RyaXZlcnMvZ3B1L2RybS9i
cmlkZ2UvdGMzNTg3NjguYwo+PiBAQCAtMCwwICsxLDk2MyBAQAo+PiArLy8gU1BEWC1MaWNlbnNl
LUlkZW50aWZpZXI6IEdQTC0yLjAKPj4gKy8qCj4+ICsgKiAgQ29weXJpZ2h0IChDKSAyMDE4IFRl
eGFzIEluc3RydW1lbnRzIEluY29ycG9yYXRlZCAtIGh0dHA6Ly93d3cudGkuY29tCj4gCj4gCj4g
SnVzdCBGWUksIHdlIGhhdmUgMjAyMCBhbHJlYWR5LCBtYXliZSB1cGRhdGUgbmVlZGVkLgoKT2gs
IGhvdyB0aW1lIGZsaWVzIDspCgo+IAo+IAo+PiArICogIEF1dGhvcjogUGV0ZXIgVWpmYWx1c2kg
PHBldGVyLnVqZmFsdXNpQHRpLmNvbT4KPj4gKyAqLwo+PiArCj4+ICsjaW5jbHVkZSA8bGludXgv
Y2xrLmg+Cj4+ICsjaW5jbHVkZSA8bGludXgvZGV2aWNlLmg+Cj4+ICsjaW5jbHVkZSA8bGludXgv
Z3Bpby9jb25zdW1lci5oPgo+PiArI2luY2x1ZGUgPGxpbnV4L2kyYy5oPgo+PiArI2luY2x1ZGUg
PGxpbnV4L2tlcm5lbC5oPgo+PiArI2luY2x1ZGUgPGxpbnV4L21vZHVsZS5oPgo+PiArI2luY2x1
ZGUgPGxpbnV4L3JlZ21hcC5oPgo+PiArI2luY2x1ZGUgPGxpbnV4L3NsYWIuaD4KPj4gKyNpbmNs
dWRlIDxsaW51eC9yZWd1bGF0b3IvY29uc3VtZXIuaD4KPiAKPiAKPiBhbHBoYWJldGljIG9yZGVy
CgpPay4KCj4+ICsKPj4gKyNpbmNsdWRlIDxkcm0vZHJtX2F0b21pY19oZWxwZXIuaD4KPj4gKyNp
bmNsdWRlIDxkcm0vZHJtX2NydGNfaGVscGVyLmg+Cj4+ICsjaW5jbHVkZSA8ZHJtL2RybV9kcnYu
aD4KPj4gKyNpbmNsdWRlIDxkcm0vZHJtX29mLmg+Cj4+ICsjaW5jbHVkZSA8ZHJtL2RybV9wYW5l
bC5oPgo+PiArI2luY2x1ZGUgPGRybS9kcm1fbWlwaV9kc2kuaD4KPj4gKyNpbmNsdWRlIDx2aWRl
by9taXBpX2Rpc3BsYXkuaD4KPj4gKyNpbmNsdWRlIDx2aWRlby92aWRlb21vZGUuaD4KPj4gKwo+
PiArLyogR2xvYmFsICgxNi1iaXQgYWRkcmVzc2FibGUpICovCj4+ICsjZGVmaW5lIFRDMzU4NzY4
X0NISVBJRAkJCTB4MDAwMAo+PiArI2RlZmluZSBUQzM1ODc2OF9TWVNDVEwJCQkweDAwMDIKPj4g
KyNkZWZpbmUgVEMzNTg3NjhfQ09ORkNUTAkJMHgwMDA0Cj4+ICsjZGVmaW5lIFRDMzU4NzY4X1ZT
RExZCQkJMHgwMDA2Cj4+ICsjZGVmaW5lIFRDMzU4NzY4X0RBVEFGTVQJCTB4MDAwOAo+PiArI2Rl
ZmluZSBUQzM1ODc2OF9HUElPRU4JCQkweDAwMEUKPj4gKyNkZWZpbmUgVEMzNTg3NjhfR1BJT0RJ
UgkJMHgwMDEwCj4+ICsjZGVmaW5lIFRDMzU4NzY4X0dQSU9JTgkJCTB4MDAxMgo+PiArI2RlZmlu
ZSBUQzM1ODc2OF9HUElPT1VUCQkweDAwMTQKPj4gKyNkZWZpbmUgVEMzNTg3NjhfUExMQ1RMMAkJ
MHgwMDE2Cj4+ICsjZGVmaW5lIFRDMzU4NzY4X1BMTENUTDEJCTB4MDAxOAo+PiArI2RlZmluZSBU
QzM1ODc2OF9DTURCWVRFCQkweDAwMjIKPj4gKyNkZWZpbmUgVEMzNTg3NjhfUFBfTUlTQwkJMHgw
MDMyCj4+ICsjZGVmaW5lIFRDMzU4NzY4X0RTSVRYX0RUCQkweDAwNTAKPj4gKyNkZWZpbmUgVEMz
NTg3NjhfRklGT1NUQVRVUwkJMHgwMEY4Cj4+ICsKPj4gKy8qIERlYnVnICgxNi1iaXQgYWRkcmVz
c2FibGUpICovCj4+ICsjZGVmaW5lIFRDMzU4NzY4X1ZCVUZDVFJMCQkweDAwRTAKPj4gKyNkZWZp
bmUgVEMzNTg3NjhfREJHX1dJRFRICQkweDAwRTIKPj4gKyNkZWZpbmUgVEMzNTg3NjhfREJHX1ZC
TEFOSwkJMHgwMEU0Cj4+ICsjZGVmaW5lIFRDMzU4NzY4X0RCR19EQVRBCQkweDAwRTgKPj4gKwo+
PiArLyogVFggUEhZICgzMi1iaXQgYWRkcmVzc2FibGUpICovCj4+ICsjZGVmaW5lIFRDMzU4NzY4
X0NMV19EUEhZQ09OVFRYCQkweDAxMDAKPj4gKyNkZWZpbmUgVEMzNTg3NjhfRDBXX0RQSFlDT05U
VFgJCTB4MDEwNAo+PiArI2RlZmluZSBUQzM1ODc2OF9EMVdfRFBIWUNPTlRUWAkJMHgwMTA4Cj4+
ICsjZGVmaW5lIFRDMzU4NzY4X0QyV19EUEhZQ09OVFRYCQkweDAxMEMKPj4gKyNkZWZpbmUgVEMz
NTg3NjhfRDNXX0RQSFlDT05UVFgJCTB4MDExMAo+PiArI2RlZmluZSBUQzM1ODc2OF9DTFdfQ05U
UkwJCTB4MDE0MAo+PiArI2RlZmluZSBUQzM1ODc2OF9EMFdfQ05UUkwJCTB4MDE0NAo+PiArI2Rl
ZmluZSBUQzM1ODc2OF9EMVdfQ05UUkwJCTB4MDE0OAo+PiArI2RlZmluZSBUQzM1ODc2OF9EMldf
Q05UUkwJCTB4MDE0Qwo+PiArI2RlZmluZSBUQzM1ODc2OF9EM1dfQ05UUkwJCTB4MDE1MAo+PiAr
Cj4+ICsvKiBUWCBQUEkgKDMyLWJpdCBhZGRyZXNzYWJsZSkgKi8KPj4gKyNkZWZpbmUgVEMzNTg3
NjhfU1RBUlRDTlRSTAkJMHgwMjA0Cj4+ICsjZGVmaW5lIFRDMzU4NzY4X0RTSVRYU1RBVFVTCQkw
eDAyMDgKPj4gKyNkZWZpbmUgVEMzNTg3NjhfTElORUlOSVRDTlQJCTB4MDIxMAo+PiArI2RlZmlu
ZSBUQzM1ODc2OF9MUFRYVElNRUNOVAkJMHgwMjE0Cj4+ICsjZGVmaW5lIFRDMzU4NzY4X1RDTEtf
SEVBREVSQ05UCQkweDAyMTgKPj4gKyNkZWZpbmUgVEMzNTg3NjhfVENMS19UUkFJTENOVAkJMHgw
MjFDCj4+ICsjZGVmaW5lIFRDMzU4NzY4X1RIU19IRUFERVJDTlQJCTB4MDIyMAo+PiArI2RlZmlu
ZSBUQzM1ODc2OF9UV0FLRVVQCQkweDAyMjQKPj4gKyNkZWZpbmUgVEMzNTg3NjhfVENMS19QT1NU
Q05UCQkweDAyMjgKPj4gKyNkZWZpbmUgVEMzNTg3NjhfVEhTX1RSQUlMQ05UCQkweDAyMkMKPj4g
KyNkZWZpbmUgVEMzNTg3NjhfSFNUWFZSRUdDTlQJCTB4MDIzMAo+PiArI2RlZmluZSBUQzM1ODc2
OF9IU1RYVlJFR0VOCQkweDAyMzQKPj4gKyNkZWZpbmUgVEMzNTg3NjhfVFhPUFRJT05DTlRSTAkJ
MHgwMjM4Cj4+ICsjZGVmaW5lIFRDMzU4NzY4X0JUQUNOVFJMMQkJMHgwMjNDCj4+ICsKPj4gKy8q
IFRYIENUUkwgKDMyLWJpdCBhZGRyZXNzYWJsZSkgKi8KPj4gKyNkZWZpbmUgVEMzNTg3NjhfRFNJ
X0NPTlRST0wJCTB4MDQwQwo+PiArI2RlZmluZSBUQzM1ODc2OF9EU0lfU1RBVFVTCQkweDA0MTAK
Pj4gKyNkZWZpbmUgVEMzNTg3NjhfRFNJX0lOVAkJMHgwNDE0Cj4+ICsjZGVmaW5lIFRDMzU4NzY4
X0RTSV9JTlRfRU5BCQkweDA0MTgKPj4gKyNkZWZpbmUgVEMzNTg3NjhfRFNJQ01EX1JERklGTwkJ
MHgwNDMwCj4+ICsjZGVmaW5lIFRDMzU4NzY4X0RTSV9BQ0tFUlIJCTB4MDQzNAo+PiArI2RlZmlu
ZSBUQzM1ODc2OF9EU0lfQUNLRVJSX0lOVEVOQQkweDA0MzgKPj4gKyNkZWZpbmUgVEMzNTg3Njhf
RFNJX0FDS0VSUl9IQUxUCTB4MDQzYwo+PiArI2RlZmluZSBUQzM1ODc2OF9EU0lfUlhFUlIJCTB4
MDQ0MAo+PiArI2RlZmluZSBUQzM1ODc2OF9EU0lfUlhFUlJfSU5URU5BCTB4MDQ0NAo+PiArI2Rl
ZmluZSBUQzM1ODc2OF9EU0lfUlhFUlJfSEFMVAkJMHgwNDQ4Cj4+ICsjZGVmaW5lIFRDMzU4NzY4
X0RTSV9FUlIJCTB4MDQ0Qwo+PiArI2RlZmluZSBUQzM1ODc2OF9EU0lfRVJSX0lOVEVOQQkJMHgw
NDUwCj4+ICsjZGVmaW5lIFRDMzU4NzY4X0RTSV9FUlJfSEFMVAkJMHgwNDU0Cj4+ICsjZGVmaW5l
IFRDMzU4NzY4X0RTSV9DT05GVwkJMHgwNTAwCj4+ICsjZGVmaW5lIFRDMzU4NzY4X0RTSV9MUENN
RAkJMHgwNTAwCj4+ICsjZGVmaW5lIFRDMzU4NzY4X0RTSV9SRVNFVAkJMHgwNTA0Cj4+ICsjZGVm
aW5lIFRDMzU4NzY4X0RTSV9JTlRfQ0xSCQkweDA1MEMKPj4gKyNkZWZpbmUgVEMzNTg3NjhfRFNJ
X1NUQVJUCQkweDA1MTgKPj4gKwo+PiArLyogRFNJVFggQ1RSTCAoMTYtYml0IGFkZHJlc3NhYmxl
KSAqLwo+PiArI2RlZmluZSBUQzM1ODc2OF9EU0lDTURfVFgJCTB4MDYwMAo+PiArI2RlZmluZSBU
QzM1ODc2OF9EU0lDTURfVFlQRQkJMHgwNjAyCj4+ICsjZGVmaW5lIFRDMzU4NzY4X0RTSUNNRF9X
QwkJMHgwNjA0Cj4+ICsjZGVmaW5lIFRDMzU4NzY4X0RTSUNNRF9XRDAJCTB4MDYxMAo+PiArI2Rl
ZmluZSBUQzM1ODc2OF9EU0lDTURfV0QxCQkweDA2MTIKPj4gKyNkZWZpbmUgVEMzNTg3NjhfRFNJ
Q01EX1dEMgkJMHgwNjE0Cj4+ICsjZGVmaW5lIFRDMzU4NzY4X0RTSUNNRF9XRDMJCTB4MDYxNgo+
PiArI2RlZmluZSBUQzM1ODc2OF9EU0lfRVZFTlQJCTB4MDYyMAo+PiArI2RlZmluZSBUQzM1ODc2
OF9EU0lfVlNXCQkweDA2MjIKPj4gKyNkZWZpbmUgVEMzNTg3NjhfRFNJX1ZCUFIJCTB4MDYyNAo+
PiArI2RlZmluZSBUQzM1ODc2OF9EU0lfVkFDVAkJMHgwNjI2Cj4+ICsjZGVmaW5lIFRDMzU4NzY4
X0RTSV9IU1cJCTB4MDYyOAo+PiArI2RlZmluZSBUQzM1ODc2OF9EU0lfSEJQUgkJMHgwNjJBCj4+
ICsjZGVmaW5lIFRDMzU4NzY4X0RTSV9IQUNUCQkweDA2MkMKPj4gKwo+PiArc3RhdGljIGNvbnN0
IGNoYXIgKiBjb25zdCB0YzM1ODc2OF9zdXBwbGllc1tdID0gewo+PiArCSJ2ZGRjIiwgInZkZG1p
cGkiLCAidmRkaW8iCj4+ICt9Owo+PiArCj4+ICtzdHJ1Y3QgdGMzNTg3NjhfZHNpX291dHB1dCB7
Cj4+ICsJc3RydWN0IG1pcGlfZHNpX2RldmljZSAqZGV2Owo+PiArCXN0cnVjdCBkcm1fcGFuZWwg
KnBhbmVsOwo+PiArCXN0cnVjdCBkcm1fYnJpZGdlICpicmlkZ2U7Cj4+ICt9Owo+PiArCj4+ICtz
dHJ1Y3QgdGMzNTg3NjhfcHJpdiB7Cj4+ICsJc3RydWN0IGRldmljZSAqZGV2Owo+PiArCXN0cnVj
dCByZWdtYXAgKnJlZ21hcDsKPj4gKwlzdHJ1Y3QgZ3Bpb19kZXNjICpyZXNldF9ncGlvOwo+PiAr
CXN0cnVjdCByZWd1bGF0b3JfYnVsa19kYXRhIHN1cHBsaWVzW0FSUkFZX1NJWkUodGMzNTg3Njhf
c3VwcGxpZXMpXTsKPj4gKwlzdHJ1Y3QgY2xrICpyZWZjbGs7Cj4+ICsKPj4gKwlzdHJ1Y3QgbWlw
aV9kc2lfaG9zdCBkc2lfaG9zdDsKPj4gKwlzdHJ1Y3QgZHJtX2JyaWRnZSBicmlkZ2U7Cj4+ICsJ
c3RydWN0IHRjMzU4NzY4X2RzaV9vdXRwdXQgb3V0cHV0Owo+IAo+IAo+IFNpbmNlIHRjMzU4NzY4
X2RzaV9vdXRwdXQgaXMgdXNlZCBvbmx5IGhlcmUsIHlvdSBjYW4gZGVmaW5lIGl0IGhlcmUgYXMK
PiB3ZWxsLCB1cCB0byB5b3UuCgpJIHRoaW5rIEkgaGF2ZSBkb25lIGl0IGxpa2UgdGhpcyB0byBh
dm9pZCB0aGlua2luZyBhYm91dCBwcmVmaXhlcyBmb3IKd2hhdCBpcyB1bmRlciB0aGUgdGMzNTg3
NjhfZHNpX291dHB1dC4KSSdsbCB0YWtlIGEgbG9vayBpZiBpdCB3aWxsIGxvb2sgYmV0dGVyIHVu
cGFja2VkIGhlcmUuCgo+PiArCj4+ICsJY29uc3Qgc3RydWN0IGRybV9kaXNwbGF5X21vZGUgKm1v
ZGU7Cj4+ICsJdTMyIHBkX2xpbmVzOyAvKiBudW1iZXIgb2YgUGFyYWxsZWwgUG9ydCBJbnB1dCBE
YXRhIExpbmVzICovCj4+ICsJdTMyIGRzaV9sYW5lczsgLyogbnVtYmVyIG9mIERTSSBMYW5lcyAq
Lwo+PiArCj4+ICsJdTMyIGZiZDsKPj4gKwl1MzIgcHJkOwo+PiArCXUzMiBmcnM7Cj4gCj4gCj4g
TG9va3MgdWdseSwgcGxlYXNlIHJlbmFtZSB0aGVzZSAzIHZhcnMgdG8gc3RoIG1vcmUgcmVhZGFi
bGUsIG9yIGF0IGxlYXN0Cj4gZG9jdW1lbnQgdGhlbSAoaWYgdGhlIG5hbWVzIGNvbWVzIGZyb20g
dGhlIHNwZWNpZmljYXRpb24pLgoKU3VyZSwgSSBhZ3JlZS4KCj4gCj4+ICsKPj4gKwl1MzIgZHNp
Y2xrOyAvKiBwbGxfY2xrIC8gMiAqLwo+PiArfTsKPj4gKwo+PiArc3RhdGljIGlubGluZSBzdHJ1
Y3QgdGMzNTg3NjhfcHJpdiAqZHNpX2hvc3RfdG9fdGMzNTg3Njgoc3RydWN0IG1pcGlfZHNpX2hv
c3QKPj4gKwkJCQkJCQkgKmhvc3QpCj4+ICt7Cj4+ICsJcmV0dXJuIGNvbnRhaW5lcl9vZihob3N0
LCBzdHJ1Y3QgdGMzNTg3NjhfcHJpdiwgZHNpX2hvc3QpOwo+PiArfQo+PiArCj4+ICtzdGF0aWMg
aW5saW5lIHN0cnVjdCB0YzM1ODc2OF9wcml2ICpicmlkZ2VfdG9fdGMzNTg3Njgoc3RydWN0IGRy
bV9icmlkZ2UKPj4gKwkJCQkJCSAgICAgICAqYnJpZGdlKQo+PiArewo+PiArCXJldHVybiBjb250
YWluZXJfb2YoYnJpZGdlLCBzdHJ1Y3QgdGMzNTg3NjhfcHJpdiwgYnJpZGdlKTsKPj4gK30KPj4g
Kwo+PiArc3RhdGljIGludCB0YzM1ODc2OF93cml0ZShzdHJ1Y3QgdGMzNTg3NjhfcHJpdiAqcHJp
diwgdTMyIHJlZywgdTMyIHZhbCkKPj4gK3sKPj4gKwlzaXplX3QgY291bnQgPSAyOwo+PiArCj4+
ICsJLyogMTYtYml0IHJlZ2lzdGVyPyAqLwo+PiArCWlmIChyZWcgPCAweDEwMCB8fCByZWcgPj0g
MHg2MDApCj4+ICsJCWNvdW50ID0gMTsKPj4gKwo+PiArCXJldHVybiByZWdtYXBfYnVsa193cml0
ZShwcml2LT5yZWdtYXAsIHJlZywgJnZhbCwgY291bnQpOwo+PiArfQo+PiArCj4+ICtzdGF0aWMg
aW50IHRjMzU4NzY4X3JlYWQoc3RydWN0IHRjMzU4NzY4X3ByaXYgKnByaXYsIHUzMiByZWcsIHUz
MiAqdmFsKQo+PiArewo+PiArCXNpemVfdCBjb3VudCA9IDI7Cj4+ICsKPj4gKwkvKiAxNi1iaXQg
cmVnaXN0ZXI/ICovCj4+ICsJaWYgKHJlZyA8IDB4MTAwIHx8IHJlZyA+PSAweDYwMCkgewo+PiAr
CQkqdmFsID0gMDsKPj4gKwkJY291bnQgPSAxOwo+PiArCX0KPj4gKwo+PiArCXJldHVybiByZWdt
YXBfYnVsa19yZWFkKHByaXYtPnJlZ21hcCwgcmVnLCB2YWwsIGNvdW50KTsKPj4gK30KPj4gKwo+
PiArc3RhdGljIGludCB0YzM1ODc2OF91cGRhdGVfYml0cyhzdHJ1Y3QgdGMzNTg3NjhfcHJpdiAq
cHJpdiwgdTMyIHJlZywgdTMyIG1hc2ssCj4+ICsJCQkJdTMyIHZhbCkKPj4gK3sKPj4gKwlpbnQg
cmV0Owo+PiArCXUzMiB0bXAsIG9yaWc7Cj4+ICsKPj4gKwlyZXQgPSB0YzM1ODc2OF9yZWFkKHBy
aXYsIHJlZywgJm9yaWcpOwo+PiArCWlmIChyZXQgIT0gMCkKPj4gKwkJcmV0dXJuIHJldDsKPj4g
Kwo+PiArCXRtcCA9IG9yaWcgJiB+bWFzazsKPj4gKwl0bXAgfD0gdmFsICYgbWFzazsKPj4gKwo+
PiArCWlmICh0bXAgIT0gb3JpZykKPj4gKwkJcmV0ID0gdGMzNTg3Njhfd3JpdGUocHJpdiwgcmVn
LCB0bXApOwo+PiArCj4+ICsJcmV0dXJuIHJldDsKPj4gK30KPiAKPiAKPiBZb3UgaGF2ZSBkZWZp
bmVkIDMgaHcgYWNjZXNzIGZ1bmN0aW9ucyB3aGljaCBjYW4gZmFpbCBidXQgeW91IGRvIG5vdAo+
IGNoZWNrIHRoZWlyIHJldHVybiB2YWx1ZXMgaW4gbGF0ZXIgdXNhZ2UuIERvZXMgcmVnbWFwL2ky
YyBsb2dzIHN0aCBpbgo+IGNhc2Ugb2YgZXJyb3I/Cj4gCj4gSWYgbm90LCBtYXliZSBlcnJvciBs
b2dnaW5nIHNob3VsZCBiZSBhZGRlZCBhdCBsZWFzdCBpbiB0aGVzZSBhY2Nlc3NvcnMuCj4gCj4g
VGhlIGJlc3Qgd291bGQgYmUgdG8gcHJvcGFnYXRlIGVycm9ycyB0byBjYWxsZXJzLCBlaXRoZXIg
dHJhZGl0aW9uYWwgd2F5Cj4gKGFkZCBjaGVjayBhZnRlciBlYWNoIGNhbGwpLCBlaXRoZXIgeW91
IGNhbiB1c2UgJ2Vycm9yIHN0YXRlJyBwYXR0ZXJuLAo+IHdoaWNoIEkgcmVjb21tZW5kIChzZWUg
Zm9yIGV4YW1wbGUgdG8gJ2N0eC0+ZXJyb3InIHVzYWdlIGluIHNpbC1zaWk4NjIwLmMpLgoKT0ss
IEknbGwgY2xlYW4gdGhpcyB1cAoKPj4gKwo+PiArc3RhdGljIHZvaWQgdGMzNTg3Njhfc3dfcmVz
ZXQoc3RydWN0IHRjMzU4NzY4X3ByaXYgKnByaXYpCj4+ICt7Cj4+ICsJLyogQXNzZXJ0IFJlc2V0
ICovCj4+ICsJdGMzNTg3Njhfd3JpdGUocHJpdiwgVEMzNTg3NjhfU1lTQ1RMLCAxKTsKPj4gKwkv
KiBSZWxlYXNlIFJlc2V0LCBFeGl0IFNsZWVwICovCj4+ICsJdGMzNTg3Njhfd3JpdGUocHJpdiwg
VEMzNTg3NjhfU1lTQ1RMLCAwKTsKPj4gK30KPj4gKwo+PiArc3RhdGljIHZvaWQgdGMzNTg3Njhf
aHdfZW5hYmxlKHN0cnVjdCB0YzM1ODc2OF9wcml2ICpwcml2LCBib29sIGVuYWJsZSkKPj4gK3sK
Pj4gKwlpbnQgcmV0Owo+PiArCj4+ICsJaWYgKGVuYWJsZSkgewo+PiArCQlyZXQgPSByZWd1bGF0
b3JfYnVsa19lbmFibGUoQVJSQVlfU0laRShwcml2LT5zdXBwbGllcyksCj4+ICsJCQkJCSAgICBw
cml2LT5zdXBwbGllcyk7Cj4+ICsJCWlmIChyZXQgPCAwKQo+PiArCQkJZGV2X2Vycihwcml2LT5k
ZXYsICJlcnJvciBlbmFibGluZyByZWd1bGF0b3JzICglZClcbiIsCj4+ICsJCQkJcmV0KTsKPj4g
KwkJdXNsZWVwX3JhbmdlKDIwMCwgMzAwKTsKPj4gKwl9Cj4+ICsKPj4gKwkvKgo+PiArCSAqIFRo
ZSBSRVNYIGlzIGFjdGl2ZSBsb3cgKEdQSU9fQUNUSVZFX0xPVykuCj4+ICsJICogSW52ZXJ0IHRo
ZSAnZW5hYmxlJyB2YWx1ZSB0byBnZXQgY29ycmVjdCBhc3NlcnRpb24gZm9yIHRoZSBncGlvOgo+
PiArCSAqIGVuYWJsZSA9PSB0cnVlOiByZXNldF9ncGlvIG5lZWRzIHRvIGJlIERFQVNTRVJURUQg
KHZhbHVlID0gMCkKPj4gKwkgKiBlbmFibGUgPT0gZmFsc2U6IHJlc2V0X2dwaW8gbmVlZHMgdG8g
YmUgQVNTRVJURUQgKHZhbHVlID0gMSkKPj4gKwkgKi8KPj4gKwlncGlvZF9zZXRfdmFsdWVfY2Fu
c2xlZXAocHJpdi0+cmVzZXRfZ3BpbywgIWVuYWJsZSk7Cj4+ICsKPj4gKwlyZWdjYWNoZV9jYWNo
ZV9vbmx5KHByaXYtPnJlZ21hcCwgIWVuYWJsZSk7Cj4+ICsJaWYgKGVuYWJsZSkgewo+PiArCQkv
KiB3YWl0IGZvciBlbmNvZGVyIGNsb2NrcyB0byBzdGFiaWxpemUgKi8KPj4gKwkJdXNsZWVwX3Jh
bmdlKDEwMDAsIDIwMDApOwo+PiArCj4+ICsJCXJlZ2NhY2hlX3N5bmMocHJpdi0+cmVnbWFwKTsK
PiAKPiAKPiBXaGF0IGRvIHlvdSBuZWVkIHRvIHN5bmMgaGVyZT8KClJpZ2h0LCB3ZSBkbyBhIGZ1
bGwgcmVjb25maWd1cmF0aW9uIGFmdGVyIHRoaXMsIHlvdSBhcmUgY29ycmVjdCwgdGhlcmUKaXMg
bm8gbmVlZCB0byBzeW5jIGFuZCB0aGUgcmVnbWFwJ3MgUkVHQ0FDSEVfUkJUUkVFIGNhbiBiZSBS
RUdDQUNIRV9OT05FCnNhZmVseS4KCj4gCj4+ICsJfSBlbHNlIHsKPj4gKwkJcmV0ID0gcmVndWxh
dG9yX2J1bGtfZGlzYWJsZShBUlJBWV9TSVpFKHByaXYtPnN1cHBsaWVzKSwKPj4gKwkJCQkJICAg
ICBwcml2LT5zdXBwbGllcyk7Cj4+ICsJCWlmIChyZXQgPCAwKQo+PiArCQkJZGV2X2Vycihwcml2
LT5kZXYsICJlcnJvciBkaXNhYmxpbmcgcmVndWxhdG9ycyAoJWQpXG4iLAo+PiArCQkJCXJldCk7
Cj4+ICsJfQo+PiArfQo+IAo+IAo+IEFib3ZlIGZ1bmN0aW9uIGxvb2tzIHVnbHkgLSB0aGVzZSAn
aWYgKGVuYWJsZSknIGFuZCBzaW1pbGFyIGFyZSBoYXJkIHRvCj4gcmVhZCwgbWF5YmUgdHdvIHNl
cGFyYXRlIGh3X2VuYWJsZSwgaHdfZGlzYWJsZSBmdW5jdGlvbiB3b3VsZCBsb29rCj4gYmV0dGVy
LCBtb3JlIHJlYWRhYmxlLCB1cCB0byB5b3UuCgpPSywgSSdsbCBzZXBhcmF0ZSB0aGUgZW5hYmxl
IGFuZCBkaXNhYmxlLgoKPiAKPj4gKwo+PiArc3RhdGljIHUzMiB0YzM1ODc2OF9wbGxfdG9fcGNs
ayhzdHJ1Y3QgdGMzNTg3NjhfcHJpdiAqcHJpdiwgdTMyIHBsbF9jbGspCj4+ICt7Cj4+ICsJcmV0
dXJuICh1MzIpZGl2X3U2NCgodTY0KXBsbF9jbGsgKiBwcml2LT5kc2lfbGFuZXMsIHByaXYtPnBk
X2xpbmVzKTsKPj4gK30KPj4gKwo+PiArc3RhdGljIHUzMiB0YzM1ODc2OF9wY2xrX3RvX3BsbChz
dHJ1Y3QgdGMzNTg3NjhfcHJpdiAqcHJpdiwgdTMyIHBjbGspCj4+ICt7Cj4+ICsJcmV0dXJuICh1
MzIpZGl2X3U2NCgodTY0KXBjbGsgKiBwcml2LT5wZF9saW5lcywgcHJpdi0+ZHNpX2xhbmVzKTsK
Pj4gK30KPj4gKwo+PiArc3RhdGljIGludCB0YzM1ODc2OF9jYWxjX3BsbChzdHJ1Y3QgdGMzNTg3
NjhfcHJpdiAqcHJpdikKPj4gK3sKPj4gKwljb25zdCB1MzIgZnJzX2xpbWl0c1tdID0gewo+PiAr
CQkxMDAwMDAwMDAwLAo+PiArCQk1MDAwMDAwMDAsCj4+ICsJCTI1MDAwMDAwMCwKPj4gKwkJMTI1
MDAwMDAwLAo+PiArCQk2MjUwMDAwMAo+PiArCX07Cj4+ICsJdW5zaWduZWQgbG9uZyByZWZjbGs7
Cj4+ICsJdTMyIHByZCwgdGFyZ2V0X3BsbCwgaSwgbWF4X3BsbCwgbWluX3BsbDsKPj4gKwl1MzIg
ZnJzLCBiZXN0X2RpZmYsIGJlc3RfcGxsLCBiZXN0X3ByZCwgYmVzdF9mYmQ7Cj4+ICsKPj4gKwl0
YXJnZXRfcGxsID0gdGMzNTg3NjhfcGNsa190b19wbGwocHJpdiwgcHJpdi0+bW9kZS0+Y2xvY2sg
KiAxMDAwKTsKPj4gKwo+PiArCS8qIHBsbF9jbGsgPSBSZWZDbGsgKiBbKEZCRCArIDEpLyAoUFJE
ICsgMSldICogWzEgLyAoMl5GUlMpXSAqLwo+PiArCj4gSSBndWVzcyBiZWxvdyBjb2RlOgo+PiAr
CWZycyA9IFVJTlRfTUFYOwo+PiArCj4+ICsJZm9yIChpID0gMDsgaSA8IEFSUkFZX1NJWkUoZnJz
X2xpbWl0cykgLSAxOyBpKyspIHsKPj4gKwkJaWYgKHRhcmdldF9wbGwgPCBmcnNfbGltaXRzW2ld
ICYmCj4+ICsJCSAgICB0YXJnZXRfcGxsID49IGZyc19saW1pdHNbaSArIDFdKSB7Cj4+ICsJCQlm
cnMgPSBpOwo+PiArCQkJbWF4X3BsbCA9IGZyc19saW1pdHNbaV07Cj4+ICsJCQltaW5fcGxsID0g
ZnJzX2xpbWl0c1tpICsgMV07Cj4+ICsJCQlicmVhazsKPj4gKwkJfQo+PiArCX0KPj4gKwo+PiAr
CWlmIChmcnMgPT0gVUlOVF9NQVgpCj4+ICsJCXJldHVybiAtRUlOVkFMOwo+IAo+IAo+IGNhbiBi
ZSBzaW1wbGlmaWVkOgo+IAo+IGZvciAoaSA9IDA7IGkgPCBBUlJBWV9TSVpFKGZyc19saW1pdHMp
OyBpKyspCj4gCj4gwqDCoMKgIGlmICh0YXJnZXRfcGxsID49IGZyc19saW1pdHNbaV0pCj4gCj4g
wqDCoMKgwqDCoMKgIGJyZWFrOwo+IAo+IGlmIChpID09IEFSUkFZX1NJWkUoZnJzX2xpbWl0cykg
fHwgaSA9PSAwKQo+IAo+IMKgwqDCoCByZXR1cm4gLUVJTlZBTDsKPiAKPiBmcnMgPSBpIC0gMTsK
PiAKPiBtYXhfcGxsID0gZnJzX2xpbWl0c1tpLTFdOwo+IAo+IG1pbl9wbGwgPSBmcnNfbGltaXRz
W2ldOwoKWWVzLCBpdCBlbmhhbmNlcyByZWFkYWJpbGl0eSBhcyB3ZWxsLgoKPiAKPj4gKwo+PiAr
CXJlZmNsayA9IGNsa19nZXRfcmF0ZShwcml2LT5yZWZjbGspOwo+PiArCj4+ICsJYmVzdF9kaWZm
ID0gVUlOVF9NQVg7Cj4+ICsJYmVzdF9wbGwgPSAwOwo+PiArCWJlc3RfcHJkID0gMDsKPj4gKwli
ZXN0X2ZiZCA9IDA7Cj4+ICsKPj4gKwlmb3IgKHByZCA9IDA7IHByZCA8IDE2OyArK3ByZCkgewo+
PiArCQl1MzIgZGl2aXNvciA9IChwcmQgKyAxKSAqICgxIDw8IGZycyk7Cj4+ICsJCXUzMiBmYmQ7
Cj4+ICsKPj4gKwkJZm9yIChmYmQgPSAwOyBmYmQgPCA1MTI7ICsrZmJkKSB7Cj4+ICsJCQl1MzIg
cGxsLCBkaWZmOwo+PiArCj4+ICsJCQlwbGwgPSAodTMyKWRpdl91NjQoKHU2NClyZWZjbGsgKiAo
ZmJkICsgMSksIGRpdmlzb3IpOwo+PiArCj4+ICsJCQlpZiAocGxsID49IG1heF9wbGwgfHwgcGxs
IDwgbWluX3BsbCkKPj4gKwkJCQljb250aW51ZTsKPj4gKwo+PiArCQkJZGlmZiA9IG1heChwbGws
IHRhcmdldF9wbGwpIC0gbWluKHBsbCwgdGFyZ2V0X3BsbCk7Cj4+ICsKPj4gKwkJCWlmIChkaWZm
IDwgYmVzdF9kaWZmKSB7Cj4+ICsJCQkJYmVzdF9kaWZmID0gZGlmZjsKPj4gKwkJCQliZXN0X3Bs
bCA9IHBsbDsKPj4gKwkJCQliZXN0X3ByZCA9IHByZDsKPj4gKwkJCQliZXN0X2ZiZCA9IGZiZDsK
Pj4gKwkJCX0KPj4gKwo+PiArCQkJaWYgKGJlc3RfZGlmZiA9PSAwKQo+PiArCQkJCWJyZWFrOwo+
PiArCQl9Cj4+ICsKPj4gKwkJaWYgKGJlc3RfZGlmZiA9PSAwKQo+PiArCQkJYnJlYWs7Cj4gd2h5
IGFub3RoZXIgY2hlY2sgaGVyZT8KClRvIGJyZWFrIG91dCBmcm9tIHRoZSB0b3AgZm9yKCkgbG9v
cCBhbHNvIGluIGNhc2UgZXhhY3QgbWF0Y2ggaGFzIGJlZW4KZm91bmQuCgo+PiArCX0KPj4gKwo+
PiArCWlmIChiZXN0X2RpZmYgPT0gVUlOVF9NQVgpIHsKPj4gKwkJZGV2X2Vycihwcml2LT5kZXYs
ICJjb3VsZCBub3QgZmluZCBzdWl0YWJsZSBQTEwgc2V0dXBcbiIpOwo+PiArCQlyZXR1cm4gLUVJ
TlZBTDsKPj4gKwl9Cj4+ICsKPj4gKwlwcml2LT5mYmQgPSBiZXN0X2ZiZDsKPj4gKwlwcml2LT5w
cmQgPSBiZXN0X3ByZDsKPj4gKwlwcml2LT5mcnMgPSBmcnM7Cj4+ICsJcHJpdi0+ZHNpY2xrID0g
YmVzdF9wbGwgLyAyOwo+PiArCj4+ICsJcmV0dXJuIDA7Cj4+ICt9Cj4+ICsKPj4gK3N0YXRpYyBp
bnQgdGMzNTg3NjhfZHNpX2hvc3RfYXR0YWNoKHN0cnVjdCBtaXBpX2RzaV9ob3N0ICpob3N0LAo+
PiArCQkJCSAgICBzdHJ1Y3QgbWlwaV9kc2lfZGV2aWNlICpkZXYpCj4+ICt7Cj4+ICsJc3RydWN0
IHRjMzU4NzY4X3ByaXYgKnByaXYgPSBkc2lfaG9zdF90b190YzM1ODc2OChob3N0KTsKPj4gKwlz
dHJ1Y3QgZHJtX2JyaWRnZSAqYnJpZGdlOwo+PiArCXN0cnVjdCBkcm1fcGFuZWwgKnBhbmVsOwo+
PiArCXN0cnVjdCBkZXZpY2Vfbm9kZSAqZXA7Cj4+ICsJaW50IHJldDsKPj4gKwo+PiArCWlmIChk
ZXYtPmxhbmVzID4gNCkgewo+PiArCQlkZXZfZXJyKHByaXYtPmRldiwgInVuc3VwcG9ydGVkIG51
bWJlciBvZiBkYXRhIGxhbmVzKCV1KVxuIiwKPj4gKwkJCWRldi0+bGFuZXMpOwo+PiArCQlyZXR1
cm4gLUVJTlZBTDsKPj4gKwl9Cj4+ICsKPj4gKwkvKgo+PiArCSAqIHRjMzU4NzY4IHN1cHBvcnRz
IGJvdGggVmlkZW8gYW5kIFB1bHNlIG1vZGUsIGJ1dCB0aGUgZHJpdmVyIG9ubHkKPj4gKwkgKiBp
bXBsZW1lbnRzIFZpZGVvIChldmVudCkgbW9kZSBjdXJyZW50bHkKPj4gKwkgKi8KPj4gKwlpZiAo
IShkZXYtPm1vZGVfZmxhZ3MgJiBNSVBJX0RTSV9NT0RFX1ZJREVPKSkgewo+PiArCQlkZXZfZXJy
KHByaXYtPmRldiwgIk9ubHkgTUlQSV9EU0lfTU9ERV9WSURFTyBpcyBzdXBwb3J0ZWRcbiIpOwo+
PiArCQlyZXR1cm4gLUVOT1RTVVBQOwo+PiArCX0KPj4gKwo+PiArCS8qCj4+ICsJICogdGMzNTg3
Njggc3VwcG9ydHMgUkdCODg4LCBSR0I2NjYsIFJHQjY2Nl9QQUNLRUQgYW5kIFJHQjU2NSwgYnV0
IG9ubHkKPj4gKwkgKiBSR0I4ODggaXMgdmVyaWZpZWQuCj4+ICsJICovCj4+ICsJaWYgKGRldi0+
Zm9ybWF0ICE9IE1JUElfRFNJX0ZNVF9SR0I4ODgpIHsKPj4gKwkJZGV2X3dhcm4ocHJpdi0+ZGV2
LCAiT25seSBNSVBJX0RTSV9GTVRfUkdCODg4IHRlc3RlZCFcbiIpOwo+PiArCQlyZXR1cm4gLUVO
T1RTVVBQOwo+PiArCX0KPj4gKwo+PiArCXJldCA9IGRybV9vZl9maW5kX3BhbmVsX29yX2JyaWRn
ZShob3N0LT5kZXYtPm9mX25vZGUsIDEsIDAsICZwYW5lbCwKPj4gKwkJCQkJICAmYnJpZGdlKTsK
Pj4gKwlpZiAocmV0KQo+PiArCQlyZXR1cm4gcmV0Owo+PiArCj4+ICsJaWYgKHBhbmVsKSB7Cj4+
ICsJCWJyaWRnZSA9IGRybV9wYW5lbF9icmlkZ2VfYWRkX3R5cGVkKHBhbmVsLAo+PiArCQkJCQkJ
ICAgIERSTV9NT0RFX0NPTk5FQ1RPUl9EU0kpOwo+PiArCQlpZiAoSVNfRVJSKGJyaWRnZSkpCj4+
ICsJCQlyZXR1cm4gUFRSX0VSUihicmlkZ2UpOwo+PiArCX0KPj4gKwo+PiArCXByaXYtPm91dHB1
dC5kZXYgPSBkZXY7Cj4+ICsJcHJpdi0+b3V0cHV0LmJyaWRnZSA9IGJyaWRnZTsKPj4gKwlwcml2
LT5vdXRwdXQucGFuZWwgPSBwYW5lbDsKPj4gKwo+PiArCXByaXYtPmRzaV9sYW5lcyA9IGRldi0+
bGFuZXM7Cj4+ICsKPj4gKwkvKiBnZXQgaW5wdXQgZXAgKHBvcnQwL2VuZHBvaW50MCkgKi8KPj4g
KwlyZXQgPSAtRUlOVkFMOwo+PiArCWVwID0gb2ZfZ3JhcGhfZ2V0X2VuZHBvaW50X2J5X3JlZ3Mo
aG9zdC0+ZGV2LT5vZl9ub2RlLCAwLCAwKTsKPj4gKwlpZiAoZXApIHsKPj4gKwkJcmV0ID0gb2Zf
cHJvcGVydHlfcmVhZF91MzIoZXAsICJkYXRhLWxpbmVzIiwgJnByaXYtPnBkX2xpbmVzKTsKPj4g
Kwo+PiArCQlvZl9ub2RlX3B1dChlcCk7Cj4+ICsJfQo+PiArCj4+ICsJaWYgKHJldCkKPj4gKwkJ
cHJpdi0+cGRfbGluZXMgPSBtaXBpX2RzaV9waXhlbF9mb3JtYXRfdG9fYnBwKGRldi0+Zm9ybWF0
KTsKPj4gKwo+PiArCWRybV9icmlkZ2VfYWRkKCZwcml2LT5icmlkZ2UpOwo+PiArCj4+ICsJcmV0
dXJuIDA7Cj4+ICt9Cj4+ICsKPj4gK3N0YXRpYyBpbnQgdGMzNTg3NjhfZHNpX2hvc3RfZGV0YWNo
KHN0cnVjdCBtaXBpX2RzaV9ob3N0ICpob3N0LAo+PiArCQkJCSAgICBzdHJ1Y3QgbWlwaV9kc2lf
ZGV2aWNlICpkZXYpCj4+ICt7Cj4+ICsJc3RydWN0IHRjMzU4NzY4X3ByaXYgKnByaXYgPSBkc2lf
aG9zdF90b190YzM1ODc2OChob3N0KTsKPj4gKwo+PiArCWRybV9icmlkZ2VfcmVtb3ZlKCZwcml2
LT5icmlkZ2UpOwo+PiArCWlmIChwcml2LT5vdXRwdXQucGFuZWwpCj4+ICsJCWRybV9wYW5lbF9i
cmlkZ2VfcmVtb3ZlKHByaXYtPm91dHB1dC5icmlkZ2UpOwo+PiArCj4+ICsJcmV0dXJuIDA7Cj4+
ICt9Cj4+ICsKPj4gK3N0YXRpYyBzc2l6ZV90IHRjMzU4NzY4X2RzaV9ob3N0X3RyYW5zZmVyKHN0
cnVjdCBtaXBpX2RzaV9ob3N0ICpob3N0LAo+PiArCQkJCQkgIGNvbnN0IHN0cnVjdCBtaXBpX2Rz
aV9tc2cgKm1zZykKPj4gK3sKPj4gKwlzdHJ1Y3QgdGMzNTg3NjhfcHJpdiAqcHJpdiA9IGRzaV9o
b3N0X3RvX3RjMzU4NzY4KGhvc3QpOwo+PiArCXN0cnVjdCBtaXBpX2RzaV9wYWNrZXQgcGFja2V0
Owo+PiArCWludCByZXQ7Cj4+ICsKPj4gKwlpZiAobXNnLT5yeF9sZW4pIHsKPj4gKwkJZGV2X3dh
cm4ocHJpdi0+ZGV2LCAiTUlQSSByeCBpcyBub3Qgc3VwcG9ydGVkXG4iKTsKPj4gKwkJcmV0dXJu
IC1FTk9UU1VQUDsKPj4gKwl9Cj4+ICsKPj4gKwlpZiAobXNnLT50eF9sZW4gPiA4KSB7Cj4+ICsJ
CWRldl93YXJuKHByaXYtPmRldiwgIk1heGltdW0gOCBieXRlIE1JUEkgdHggaXMgc3VwcG9ydGVk
XG4iKTsKPj4gKwkJcmV0dXJuIC1FTk9UU1VQUDsKPj4gKwl9Cj4+ICsKPj4gKwlyZXQgPSBtaXBp
X2RzaV9jcmVhdGVfcGFja2V0KCZwYWNrZXQsIG1zZyk7Cj4+ICsJaWYgKHJldCkKPj4gKwkJcmV0
dXJuIHJldDsKPj4gKwo+PiArCXRjMzU4NzY4X2h3X2VuYWJsZShwcml2LCB0cnVlKTsKPj4gKwo+
PiArCWlmIChtaXBpX2RzaV9wYWNrZXRfZm9ybWF0X2lzX3Nob3J0KG1zZy0+dHlwZSkpIHsKPj4g
KwkJdGMzNTg3Njhfd3JpdGUocHJpdiwgVEMzNTg3NjhfRFNJQ01EX1RZUEUsCj4+ICsJCQkgICAg
ICAgKDB4MTAgPDwgOCkgfCAocGFja2V0LmhlYWRlclswXSAmIDB4M2YpKTsKPj4gKwkJdGMzNTg3
Njhfd3JpdGUocHJpdiwgVEMzNTg3NjhfRFNJQ01EX1dDLCAwKTsKPj4gKwkJdGMzNTg3Njhfd3Jp
dGUocHJpdiwgVEMzNTg3NjhfRFNJQ01EX1dEMCwKPj4gKwkJCSAgICAgICAocGFja2V0LmhlYWRl
clsyXSA8PCA4KSB8IHBhY2tldC5oZWFkZXJbMV0pOwo+PiArCX0gZWxzZSB7Cj4+ICsJCWludCBp
LCBqOwo+PiArCj4+ICsJCXRjMzU4NzY4X3dyaXRlKHByaXYsIFRDMzU4NzY4X0RTSUNNRF9UWVBF
LAo+PiArCQkJICAgICAgICgweDQwIDw8IDgpIHwgKHBhY2tldC5oZWFkZXJbMF0gJiAweDNmKSk7
Cj4+ICsJCXRjMzU4NzY4X3dyaXRlKHByaXYsIFRDMzU4NzY4X0RTSUNNRF9XQywgcGFja2V0LnBh
eWxvYWRfbGVuZ3RoKTsKPj4gKwkJZm9yIChpID0gMDsgaSA8IHBhY2tldC5wYXlsb2FkX2xlbmd0
aDsgaSArPSAyKSB7Cj4+ICsJCQl1MTYgdmFsID0gMDsKPj4gKwo+PiArCQkJZm9yIChqID0gMDsg
aiA8IDIgJiYgaSArIGogPCBwYWNrZXQucGF5bG9hZF9sZW5ndGg7IGorKykKPj4gKwkJCQl2YWwg
fD0gcGFja2V0LnBheWxvYWRbaSArIGpdIDw8ICg4ICogaik7Cj4+ICsKPiAKPiAKPiBRdWl0ZSBj
bGV2ZXIsIGJ1dCBiYXJlbHkgcmVhZGFibGUsIG1heWJlOgo+IAo+IHUxNiB2YWwgPSBwYWNrZXQu
cGF5bG9hZFtpXTsKPiAKPiBpZiAoaSArIDEgPCBwYWNrZXQucGF5bG9hZF9sZW5ndGgpCj4gCj4g
wqAgdmFsIHw9IHBhY2tldC5wYXlsb2FkW2kgKyAxXSA8PCA4OwoKeWVzLCBsb29rcyBzaW1wbGVy
LgoKPiAKPiAKPj4gKwkJCXRjMzU4NzY4X3dyaXRlKHByaXYsIFRDMzU4NzY4X0RTSUNNRF9XRDAg
KyBpLCB2YWwpOwo+PiArCQl9Cj4+ICsJfQo+PiArCj4+ICsJLyogc3RhcnQgdHJhbnNmZXIgKi8K
Pj4gKwl0YzM1ODc2OF93cml0ZShwcml2LCBUQzM1ODc2OF9EU0lDTURfVFgsIDEpOwo+PiArCj4+
ICsJdGMzNTg3NjhfaHdfZW5hYmxlKHByaXYsIGZhbHNlKTsKPj4gKwo+PiArCXJldHVybiAwOwo+
PiArfQo+PiArCj4+ICtzdGF0aWMgY29uc3Qgc3RydWN0IG1pcGlfZHNpX2hvc3Rfb3BzIHRjMzU4
NzY4X2RzaV9ob3N0X29wcyA9IHsKPj4gKwkuYXR0YWNoID0gdGMzNTg3NjhfZHNpX2hvc3RfYXR0
YWNoLAo+PiArCS5kZXRhY2ggPSB0YzM1ODc2OF9kc2lfaG9zdF9kZXRhY2gsCj4+ICsJLnRyYW5z
ZmVyID0gdGMzNTg3NjhfZHNpX2hvc3RfdHJhbnNmZXIsCj4+ICt9Owo+PiArCj4+ICtzdGF0aWMg
aW50IHRjMzU4NzY4X2JyaWRnZV9hdHRhY2goc3RydWN0IGRybV9icmlkZ2UgKmJyaWRnZSkKPj4g
K3sKPj4gKwlzdHJ1Y3QgdGMzNTg3NjhfcHJpdiAqcHJpdiA9IGJyaWRnZV90b190YzM1ODc2OChi
cmlkZ2UpOwo+PiArCj4+ICsJaWYgKCFkcm1fY29yZV9jaGVja19mZWF0dXJlKGJyaWRnZS0+ZGV2
LCBEUklWRVJfQVRPTUlDKSkgewo+PiArCQlkZXZfZXJyKHByaXYtPmRldiwgIm5lZWRzIGF0b21p
YyB1cGRhdGVzIHN1cHBvcnRcbiIpOwo+PiArCQlyZXR1cm4gLUVOT1RTVVBQOwo+PiArCX0KPj4g
Kwo+PiArCXJldHVybiBkcm1fYnJpZGdlX2F0dGFjaChicmlkZ2UtPmVuY29kZXIsIHByaXYtPm91
dHB1dC5icmlkZ2UsIGJyaWRnZSk7Cj4+ICt9Cj4+ICsKPj4gK3N0YXRpYyBlbnVtIGRybV9tb2Rl
X3N0YXR1cwo+PiArdGMzNTg3NjhfYnJpZGdlX21vZGVfdmFsaWQoc3RydWN0IGRybV9icmlkZ2Ug
KmJyaWRnZSwKPj4gKwkJCSAgIGNvbnN0IHN0cnVjdCBkcm1fZGlzcGxheV9tb2RlICptb2RlKQo+
PiArewo+PiArCXN0cnVjdCB0YzM1ODc2OF9wcml2ICpwcml2ID0gYnJpZGdlX3RvX3RjMzU4NzY4
KGJyaWRnZSk7Cj4+ICsKPj4gKwlwcml2LT5tb2RlID0gbW9kZTsKPiAKPiAKPiBUaGlzIGlzIGRh
bmdlcm91cywgeW91IHNob3VsZCBhc3N1bWUgbW9kZSBwb2ludGVyIHByb3ZpZGVkIGluIHRoaXMK
PiBjYWxsYmFjayBpcyB2YWxpZCBvbmx5IHRpbGwgZW5kIG9mIGZ1bmN0aW9uLgo+IAo+IElmIHlv
dSBuZWVkIG1vZGUgbGF0ZXIgeW91IGNhbiB1c2UgdGhpcyB1Z2x5IHBvaW50ZXI6Cj4gCj4gcHJp
di0+YnJpZGdlLmVuY29kZXItPmNydGMtPnN0YXRlLT5hZGp1c3RlZF9tb2RlCj4gCj4gb3IgYWx0
ZXJuYXRpdmVseSBjb3B5IG1vZGUgdG8gcHJpdiAoYWxzbyB1Z2x5LCBidXQgYXQgbGVhc3Qgbm8g
ZGFuZ2xpbmcKPiBwb2ludGVycykuCgpPSywgSSdsbCBzZWUgaG93IGl0IGNhbiBiZSByZXdvcmtl
ZC4KCj4gCj4gCj4gCj4+ICsKPj4gKwlpZiAodGMzNTg3NjhfY2FsY19wbGwocHJpdikpCj4+ICsJ
CXJldHVybiBNT0RFX0NMT0NLX1JBTkdFOwo+IAo+IHRjMzU4NzY4X2NhbGNfcGxsIG1vZGlmaWVz
IHN0YXRlLCBtb2RlX3ZhbGlkIGNhbGxiYWNrIHNob3VsZG4ndCBkbyBpdC4KPiAKPiAKPiBSZWdh
cmRzCj4gCj4gQW5kcnplagoKVGhhbmsgeW91IGZvciB0aGUgcmV2aWV3LAotIFDDqXRlcgoKPj4g
Kwo+PiArCXJldHVybiBNT0RFX09LOwo+PiArfQo+PiArCj4+ICtzdGF0aWMgdm9pZCB0YzM1ODc2
OF9icmlkZ2VfZGlzYWJsZShzdHJ1Y3QgZHJtX2JyaWRnZSAqYnJpZGdlKQo+PiArewo+PiArCXN0
cnVjdCB0YzM1ODc2OF9wcml2ICpwcml2ID0gYnJpZGdlX3RvX3RjMzU4NzY4KGJyaWRnZSk7Cj4+
ICsKPj4gKwkvKiBzZXQgRnJtU3RvcCAqLwo+PiArCXRjMzU4NzY4X3VwZGF0ZV9iaXRzKHByaXYs
IFRDMzU4NzY4X1BQX01JU0MsIEJJVCgxNSksIEJJVCgxNSkpOwo+PiArCj4+ICsJLyogd2FpdCBh
dCBsZWFzdCBmb3Igb25lIGZyYW1lICovCj4+ICsJbXNsZWVwKDUwKTsKPj4gKwo+PiArCS8qIGNs
ZWFyIFBQX2VuICovCj4+ICsJdGMzNTg3NjhfdXBkYXRlX2JpdHMocHJpdiwgVEMzNTg3NjhfQ09O
RkNUTCwgQklUKDYpLCAwKTsKPj4gKwo+PiArCS8qIHNldCBSc3RQdHIgKi8KPj4gKwl0YzM1ODc2
OF91cGRhdGVfYml0cyhwcml2LCBUQzM1ODc2OF9QUF9NSVNDLCBCSVQoMTQpLCBCSVQoMTQpKTsK
Pj4gKwo+PiArCXRjMzU4NzY4X2h3X2VuYWJsZShwcml2LCBmYWxzZSk7Cj4+ICt9Cj4+ICsKPj4g
K3N0YXRpYyB2b2lkIHRjMzU4NzY4X3NldHVwX3BsbChzdHJ1Y3QgdGMzNTg3NjhfcHJpdiAqcHJp
dikKPj4gK3sKPj4gKwl1MzIgZmJkLCBwcmQsIGZyczsKPj4gKwo+PiArCWZiZCA9IHByaXYtPmZi
ZDsKPj4gKwlwcmQgPSBwcml2LT5wcmQ7Cj4+ICsJZnJzID0gcHJpdi0+ZnJzOwo+PiArCj4+ICsJ
ZGV2X2RiZyhwcml2LT5kZXYsICJQTEw6IHJlZmNsayAlbHUsIGZiZCAldSwgcHJkICV1LCBmcnMg
JXVcbiIsCj4+ICsJCWNsa19nZXRfcmF0ZShwcml2LT5yZWZjbGspLCBmYmQsIHByZCwgZnJzKTsK
Pj4gKwlkZXZfZGJnKHByaXYtPmRldiwgIlBMTDogcGxsX2NsazogJXUsIERTSUNsayAldSwgRFNJ
Qnl0ZUNsayAldVxuIiwKPj4gKwkJcHJpdi0+ZHNpY2xrICogMiwgcHJpdi0+ZHNpY2xrLCBwcml2
LT5kc2ljbGsgLyA0KTsKPj4gKwlkZXZfZGJnKHByaXYtPmRldiwgIlBMTDogcGNsayAldSAocGFu
ZWw6ICV1KVxuIiwKPj4gKwkJdGMzNTg3NjhfcGxsX3RvX3BjbGsocHJpdiwgcHJpdi0+ZHNpY2xr
ICogMiksCj4+ICsJCXByaXYtPm1vZGUtPmNsb2NrICogMTAwMCk7Cj4+ICsKPj4gKwkvKiBQUkRb
MTU6MTJdIEZCRFs4OjBdICovCj4+ICsJdGMzNTg3Njhfd3JpdGUocHJpdiwgVEMzNTg3NjhfUExM
Q1RMMCwgKHByZCA8PCAxMikgfCBmYmQpOwo+PiArCj4+ICsJLyogRlJTWzExOjEwXSBMQldTWzk6
OF0gQ0tFTls0XSBSRVNFVEJbMV0gRU5bMF0gKi8KPj4gKwl0YzM1ODc2OF93cml0ZShwcml2LCBU
QzM1ODc2OF9QTExDVEwxLAo+PiArCQkgICAgICAgKGZycyA8PCAxMCkgfCAoMHgyIDw8IDgpIHwg
QklUKDEpIHwgQklUKDApKTsKPj4gKwo+PiArCS8qIHdhaXQgZm9yIGxvY2sgKi8KPj4gKwl1c2xl
ZXBfcmFuZ2UoMTAwMCwgMjAwMCk7Cj4+ICsKPj4gKwkvKiBGUlNbMTE6MTBdIExCV1NbOTo4XSBD
S0VOWzRdIFBMTF9DS0VOWzRdIFJFU0VUQlsxXSBFTlswXSAqLwo+PiArCXRjMzU4NzY4X3dyaXRl
KHByaXYsIFRDMzU4NzY4X1BMTENUTDEsCj4+ICsJCSAgICAgICAoZnJzIDw8IDEwKSB8ICgweDIg
PDwgOCkgfCBCSVQoNCkgfCBCSVQoMSkgfCBCSVQoMCkpOwo+PiArfQo+PiArCj4+ICsjZGVmaW5l
IFRDMzU4NzY4X1BSRUNJU0lPTgkxMDAwCj4+ICtzdGF0aWMgdTMyIHRjMzU4NzY4X25zX3RvX2Nu
dCh1MzIgbnMsIHUzMiBwZXJpb2RfbnNrKQo+PiArewo+PiArCXJldHVybiAobnMgKiBUQzM1ODc2
OF9QUkVDSVNJT04gKyBwZXJpb2RfbnNrKSAvIHBlcmlvZF9uc2s7Cj4+ICt9Cj4+ICsKPj4gK3N0
YXRpYyB1MzIgdGMzNTg3NjhfdG9fbnModTMyIG5zaykKPj4gK3sKPj4gKwlyZXR1cm4gKG5zayAv
IFRDMzU4NzY4X1BSRUNJU0lPTik7Cj4+ICt9Cj4+ICsKPj4gK3N0YXRpYyB2b2lkIHRjMzU4NzY4
X2JyaWRnZV9lbmFibGUoc3RydWN0IGRybV9icmlkZ2UgKmJyaWRnZSkKPj4gK3sKPj4gKwlzdHJ1
Y3QgdGMzNTg3NjhfcHJpdiAqcHJpdiA9IGJyaWRnZV90b190YzM1ODc2OChicmlkZ2UpOwo+PiAr
CWNvbnN0IHN0cnVjdCBkcm1fZGlzcGxheV9tb2RlICptb2RlID0gcHJpdi0+bW9kZTsKPj4gKwlz
dHJ1Y3QgbWlwaV9kc2lfZGV2aWNlICpkc2lfZGV2ID0gcHJpdi0+b3V0cHV0LmRldjsKPj4gKwl1
MzIgdmFsLCB2YWwyLCBscHR4Y250LCBoYWN0LCBkYXRhX3R5cGU7Cj4+ICsJdTMyIGRzaWNsayA9
IHByaXYtPmRzaWNsazsKPj4gKwl1MzIgZHNpYmNsayA9IGRzaWNsayAvIDQ7Cj4+ICsJdTMyIGRz
aWJjbGtfbnNrLCBkc2ljbGtfbnNrLCB1aV9uc2ssIHBoeV9kZWxheV9uc2s7Cj4+ICsJaW50IGk7
Cj4+ICsKPj4gKwl0YzM1ODc2OF9od19lbmFibGUocHJpdiwgdHJ1ZSk7Cj4+ICsKPj4gKwl0YzM1
ODc2OF9zd19yZXNldChwcml2KTsKPj4gKwo+PiArCXRjMzU4NzY4X3NldHVwX3BsbChwcml2KTsK
Pj4gKwo+PiArCS8qIFZTRGx5Wzk6MF0gKi8KPj4gKwl0YzM1ODc2OF93cml0ZShwcml2LCBUQzM1
ODc2OF9WU0RMWSwgMSk7Cj4+ICsKPj4gKwkvKiBEYXRhIEZvcm1hdCBDb250cm9sIFJlZ2lzdGVy
ICovCj4+ICsJdmFsID0gQklUKDIpIHwgQklUKDEpIHwgQklUKDApOyAvKiByZHN3YXBfZW4gfCBk
c2l0eF9lbiB8IHR4ZHRfZW4gKi8KPj4gKwlzd2l0Y2ggKGRzaV9kZXYtPmZvcm1hdCkgewo+PiAr
CWNhc2UgTUlQSV9EU0lfRk1UX1JHQjg4ODoKPj4gKwkJdmFsIHw9ICgweDMgPDwgNCk7Cj4+ICsJ
CWhhY3QgPSBtb2RlLT5oZGlzcGxheSAqIDM7Cj4+ICsJCWRhdGFfdHlwZSA9IE1JUElfRFNJX1BB
Q0tFRF9QSVhFTF9TVFJFQU1fMjQ7Cj4+ICsJCWJyZWFrOwo+PiArCWNhc2UgTUlQSV9EU0lfRk1U
X1JHQjY2NjoKPj4gKwkJdmFsIHw9ICgweDQgPDwgNCk7Cj4+ICsJCWhhY3QgPSBtb2RlLT5oZGlz
cGxheSAqIDM7Cj4+ICsJCWRhdGFfdHlwZSA9IE1JUElfRFNJX1BBQ0tFRF9QSVhFTF9TVFJFQU1f
MTg7Cj4+ICsJCWJyZWFrOwo+PiArCj4+ICsJY2FzZSBNSVBJX0RTSV9GTVRfUkdCNjY2X1BBQ0tF
RDoKPj4gKwkJdmFsIHw9ICgweDQgPDwgNCkgfCBCSVQoMyk7Cj4+ICsJCWhhY3QgPSBtb2RlLT5o
ZGlzcGxheSAqIDE4IC8gODsKPj4gKwkJZGF0YV90eXBlID0gTUlQSV9EU0lfUElYRUxfU1RSRUFN
XzNCWVRFXzE4Owo+PiArCQlicmVhazsKPj4gKwo+PiArCWNhc2UgTUlQSV9EU0lfRk1UX1JHQjU2
NToKPj4gKwkJdmFsIHw9ICgweDUgPDwgNCk7Cj4+ICsJCWhhY3QgPSBtb2RlLT5oZGlzcGxheSAq
IDI7Cj4+ICsJCWRhdGFfdHlwZSA9IE1JUElfRFNJX1BBQ0tFRF9QSVhFTF9TVFJFQU1fMTY7Cj4+
ICsJCWJyZWFrOwo+PiArCWRlZmF1bHQ6Cj4+ICsJCWRldl9lcnIocHJpdi0+ZGV2LCAiSW52YWxp
ZCBkYXRhIGZvcm1hdCAoJXUpXG4iLAo+PiArCQkJZHNpX2Rldi0+Zm9ybWF0KTsKPj4gKwkJcmV0
dXJuOwo+PiArCX0KPj4gKwo+PiArCXRjMzU4NzY4X3dyaXRlKHByaXYsIFRDMzU4NzY4X0RBVEFG
TVQsIHZhbCk7Cj4+ICsJdGMzNTg3Njhfd3JpdGUocHJpdiwgVEMzNTg3NjhfRFNJVFhfRFQsIGRh
dGFfdHlwZSk7Cj4+ICsKPj4gKwkvKiBFbmFibGUgRC1QSFkgKEhpWi0+TFAxMSkgKi8KPj4gKwl0
YzM1ODc2OF93cml0ZShwcml2LCBUQzM1ODc2OF9DTFdfQ05UUkwsIDB4MDAwMCk7Cj4+ICsJLyog
RW5hYmxlIGxhbmVzICovCj4+ICsJZm9yIChpID0gMDsgaSA8IGRzaV9kZXYtPmxhbmVzOyBpKysp
Cj4+ICsJCXRjMzU4NzY4X3dyaXRlKHByaXYsIFRDMzU4NzY4X0QwV19DTlRSTCArIGkgKiA0LCAw
eDAwMDApOwo+PiArCj4+ICsJLyogRFNJIFRpbWluZ3MgKi8KPj4gKwlkc2liY2xrX25zayA9ICh1
MzIpZGl2X3U2NCgodTY0KTEwMDAwMDAwMDAgKiBUQzM1ODc2OF9QUkVDSVNJT04sCj4+ICsJCQkJ
ICBkc2liY2xrKTsKPj4gKwlkc2ljbGtfbnNrID0gKHUzMilkaXZfdTY0KCh1NjQpMTAwMDAwMDAw
MCAqIFRDMzU4NzY4X1BSRUNJU0lPTiwgZHNpY2xrKTsKPj4gKwl1aV9uc2sgPSBkc2ljbGtfbnNr
IC8gMjsKPj4gKwlwaHlfZGVsYXlfbnNrID0gZHNpYmNsa19uc2sgKyAyICogZHNpY2xrX25zazsK
Pj4gKwlkZXZfZGJnKHByaXYtPmRldiwgImRzaWNsa19uc2s6ICV1XG4iLCBkc2ljbGtfbnNrKTsK
Pj4gKwlkZXZfZGJnKHByaXYtPmRldiwgInVpX25zazogJXVcbiIsIHVpX25zayk7Cj4+ICsJZGV2
X2RiZyhwcml2LT5kZXYsICJkc2liY2xrX25zazogJXVcbiIsIGRzaWJjbGtfbnNrKTsKPj4gKwlk
ZXZfZGJnKHByaXYtPmRldiwgInBoeV9kZWxheV9uc2s6ICV1XG4iLCBwaHlfZGVsYXlfbnNrKTsK
Pj4gKwo+PiArCS8qIExQMTEgPiAxMDB1cyBmb3IgRC1QSFkgUnggSW5pdCAqLwo+PiArCXZhbCA9
IHRjMzU4NzY4X25zX3RvX2NudCgxMDAgKiAxMDAwLCBkc2liY2xrX25zaykgLSAxOwo+PiArCWRl
dl9kYmcocHJpdi0+ZGV2LCAiTElORUlOSVRDTlQ6IDB4JXhcbiIsIHZhbCk7Cj4+ICsJdGMzNTg3
Njhfd3JpdGUocHJpdiwgVEMzNTg3NjhfTElORUlOSVRDTlQsIHZhbCk7Cj4+ICsKPj4gKwkvKiBM
UFRpbWVDbnQgPiA1MG5zICovCj4+ICsJdmFsID0gdGMzNTg3NjhfbnNfdG9fY250KDUwLCBkc2li
Y2xrX25zaykgLSAxOwo+PiArCWxwdHhjbnQgPSB2YWw7Cj4+ICsJZGV2X2RiZyhwcml2LT5kZXYs
ICJMUFRYVElNRUNOVDogMHgleFxuIiwgdmFsKTsKPj4gKwl0YzM1ODc2OF93cml0ZShwcml2LCBU
QzM1ODc2OF9MUFRYVElNRUNOVCwgdmFsKTsKPj4gKwo+PiArCS8qIDM4bnMgPCBUQ0xLX1BSRVBB
UkUgPCA5NW5zICovCj4+ICsJdmFsID0gdGMzNTg3NjhfbnNfdG9fY250KDY1LCBkc2liY2xrX25z
aykgLSAxOwo+PiArCS8qIFRDTEtfUFJFUEFSRSA+IDMwMG5zICovCj4+ICsJdmFsMiA9IHRjMzU4
NzY4X25zX3RvX2NudCgzMDAgKyB0YzM1ODc2OF90b19ucygzICogdWlfbnNrKSwKPj4gKwkJCQkg
IGRzaWJjbGtfbnNrKTsKPj4gKwl2YWwgfD0gKHZhbDIgLSB0YzM1ODc2OF90b19ucyhwaHlfZGVs
YXlfbnNrIC0gZHNpYmNsa19uc2spKSA8PCA4Owo+PiArCWRldl9kYmcocHJpdi0+ZGV2LCAiVENM
S19IRUFERVJDTlQ6IDB4JXhcbiIsIHZhbCk7Cj4+ICsJdGMzNTg3Njhfd3JpdGUocHJpdiwgVEMz
NTg3NjhfVENMS19IRUFERVJDTlQsIHZhbCk7Cj4+ICsKPj4gKwkvKiBUQ0xLX1RSQUlMID4gNjBu
cyArIDMqVUkgKi8KPj4gKwl2YWwgPSA2MCArIHRjMzU4NzY4X3RvX25zKDMgKiB1aV9uc2spOwo+
PiArCXZhbCA9IHRjMzU4NzY4X25zX3RvX2NudCh2YWwsIGRzaWJjbGtfbnNrKSAtIDU7Cj4+ICsJ
ZGV2X2RiZyhwcml2LT5kZXYsICJUQ0xLX1RSQUlMQ05UOiAweCV4XG4iLCB2YWwpOwo+PiArCXRj
MzU4NzY4X3dyaXRlKHByaXYsIFRDMzU4NzY4X1RDTEtfVFJBSUxDTlQsIHZhbCk7Cj4+ICsKPj4g
KwkvKiA0MG5zICsgNCpVSSA8IFRIU19QUkVQQVJFIDwgODVucyArIDYqVUkgKi8KPj4gKwl2YWwg
PSA1MCArIHRjMzU4NzY4X3RvX25zKDQgKiB1aV9uc2spOwo+PiArCXZhbCA9IHRjMzU4NzY4X25z
X3RvX2NudCh2YWwsIGRzaWJjbGtfbnNrKSAtIDE7Cj4+ICsJLyogVEhTX1pFUk8gPiAxNDVucyAr
IDEwKlVJICovCj4+ICsJdmFsMiA9IHRjMzU4NzY4X25zX3RvX2NudCgxNDUgLSB0YzM1ODc2OF90
b19ucyh1aV9uc2spLCBkc2liY2xrX25zayk7Cj4+ICsJdmFsIHw9ICh2YWwyIC0gdGMzNTg3Njhf
dG9fbnMocGh5X2RlbGF5X25zaykpIDw8IDg7Cj4+ICsJZGV2X2RiZyhwcml2LT5kZXYsICJUSFNf
SEVBREVSQ05UOiAweCV4XG4iLCB2YWwpOwo+PiArCXRjMzU4NzY4X3dyaXRlKHByaXYsIFRDMzU4
NzY4X1RIU19IRUFERVJDTlQsIHZhbCk7Cj4+ICsKPj4gKwkvKiBUV0FLRVVQID4gMW1zIGluIGxw
dHhjbnQgc3RlcHMgKi8KPj4gKwl2YWwgPSB0YzM1ODc2OF9uc190b19jbnQoMTAyMDAwMCwgZHNp
YmNsa19uc2spOwo+PiArCXZhbCA9IHZhbCAvIChscHR4Y250ICsgMSkgLSAxOwo+PiArCWRldl9k
YmcocHJpdi0+ZGV2LCAiVFdBS0VVUDogMHgleFxuIiwgdmFsKTsKPj4gKwl0YzM1ODc2OF93cml0
ZShwcml2LCBUQzM1ODc2OF9UV0FLRVVQLCB2YWwpOwo+PiArCj4+ICsJLyogVENMS19QT1NUQ05U
ID4gNjBucyArIDUyKlVJICovCj4+ICsJdmFsID0gdGMzNTg3NjhfbnNfdG9fY250KDYwICsgdGMz
NTg3NjhfdG9fbnMoNTIgKiB1aV9uc2spLAo+PiArCQkJCSBkc2liY2xrX25zaykgLSAzOwo+PiAr
CWRldl9kYmcocHJpdi0+ZGV2LCAiVENMS19QT1NUQ05UOiAweCV4XG4iLCB2YWwpOwo+PiArCXRj
MzU4NzY4X3dyaXRlKHByaXYsIFRDMzU4NzY4X1RDTEtfUE9TVENOVCwgdmFsKTsKPj4gKwo+PiAr
CS8qIDYwbnMgKyA0KlVJIDwgVEhTX1BSRVBBUkUgPCAxMDVucyArIDEyKlVJICovCj4+ICsJdmFs
ID0gdGMzNTg3NjhfbnNfdG9fY250KDYwICsgdGMzNTg3NjhfdG9fbnMoMTUgKiB1aV9uc2spLAo+
PiArCQkJCSBkc2liY2xrX25zaykgLSA1Owo+PiArCWRldl9kYmcocHJpdi0+ZGV2LCAiVEhTX1RS
QUlMQ05UOiAweCV4XG4iLCB2YWwpOwo+PiArCXRjMzU4NzY4X3dyaXRlKHByaXYsIFRDMzU4NzY4
X1RIU19UUkFJTENOVCwgdmFsKTsKPj4gKwo+PiArCXZhbCA9IEJJVCgwKTsKPj4gKwlmb3IgKGkg
PSAwOyBpIDwgZHNpX2Rldi0+bGFuZXM7IGkrKykKPj4gKwkJdmFsIHw9IEJJVChpICsgMSk7Cj4+
ICsJdGMzNTg3Njhfd3JpdGUocHJpdiwgVEMzNTg3NjhfSFNUWFZSRUdFTiwgdmFsKTsKPj4gKwo+
PiArCWlmICghKGRzaV9kZXYtPm1vZGVfZmxhZ3MgJiBNSVBJX0RTSV9DTE9DS19OT05fQ09OVElO
VU9VUykpCj4+ICsJCXRjMzU4NzY4X3dyaXRlKHByaXYsIFRDMzU4NzY4X1RYT1BUSU9OQ05UUkws
IDB4MSk7Cj4+ICsKPj4gKwkvKiBUWFRBR09DTlRbMjY6MTZdIFJYVEFTVVJFQ05UWzEwOjBdICov
Cj4+ICsJdmFsID0gdGMzNTg3NjhfdG9fbnMoKGxwdHhjbnQgKyAxKSAqIGRzaWJjbGtfbnNrICog
NCk7Cj4+ICsJdmFsID0gdGMzNTg3NjhfbnNfdG9fY250KHZhbCwgZHNpYmNsa19uc2spIC0gMTsK
Pj4gKwl2YWwyID0gdGMzNTg3NjhfbnNfdG9fY250KHRjMzU4NzY4X3RvX25zKChscHR4Y250ICsg
MSkgKiBkc2liY2xrX25zayksCj4+ICsJCQkJICBkc2liY2xrX25zaykgLSAyOwo+PiArCXZhbCB8
PSB2YWwyIDw8IDE2Owo+PiArCWRldl9kYmcocHJpdi0+ZGV2LCAiQlRBQ05UUkwxOiAweCV4XG4i
LCB2YWwpOwo+PiArCXRjMzU4NzY4X3dyaXRlKHByaXYsIFRDMzU4NzY4X0JUQUNOVFJMMSwgdmFs
KTsKPj4gKwo+PiArCS8qIFNUQVJUWzBdICovCj4+ICsJdGMzNTg3Njhfd3JpdGUocHJpdiwgVEMz
NTg3NjhfU1RBUlRDTlRSTCwgMSk7Cj4+ICsKPj4gKwkvKiBTZXQgZXZlbnQgbW9kZSAqLwo+PiAr
CXRjMzU4NzY4X3dyaXRlKHByaXYsIFRDMzU4NzY4X0RTSV9FVkVOVCwgMSk7Cj4+ICsKPj4gKwkv
KiB2c3cgKCsgdmJwKSAqLwo+PiArCXRjMzU4NzY4X3dyaXRlKHByaXYsIFRDMzU4NzY4X0RTSV9W
U1csCj4+ICsJCSAgICAgICBtb2RlLT52dG90YWwgLSBtb2RlLT52c3luY19zdGFydCk7Cj4+ICsJ
LyogdmJwIChub3QgdXNlZCBpbiBldmVudCBtb2RlKSAqLwo+PiArCXRjMzU4NzY4X3dyaXRlKHBy
aXYsIFRDMzU4NzY4X0RTSV9WQlBSLCAwKTsKPj4gKwkvKiB2YWN0ICovCj4+ICsJdGMzNTg3Njhf
d3JpdGUocHJpdiwgVEMzNTg3NjhfRFNJX1ZBQ1QsIG1vZGUtPnZkaXNwbGF5KTsKPj4gKwo+PiAr
CS8qIChoc3cgKyBoYnApICogYnl0ZWNsayAqIG5kbCAvIHBjbGsgKi8KPj4gKwl2YWwgPSAodTMy
KWRpdl91NjQoKG1vZGUtPmh0b3RhbCAtIG1vZGUtPmhzeW5jX3N0YXJ0KSAqCj4+ICsJCQkgICAo
KHU2NClwcml2LT5kc2ljbGsgLyA0KSAqIHByaXYtPmRzaV9sYW5lcywKPj4gKwkJCSAgIG1vZGUt
PmNsb2NrICogMTAwMCk7Cj4+ICsJdGMzNTg3Njhfd3JpdGUocHJpdiwgVEMzNTg3NjhfRFNJX0hT
VywgdmFsKTsKPj4gKwkvKiBoYnAgKG5vdCB1c2VkIGluIGV2ZW50IG1vZGUpICovCj4+ICsJdGMz
NTg3Njhfd3JpdGUocHJpdiwgVEMzNTg3NjhfRFNJX0hCUFIsIDApOwo+PiArCS8qIGhhY3QgKGJ5
dGVzKSAqLwo+PiArCXRjMzU4NzY4X3dyaXRlKHByaXYsIFRDMzU4NzY4X0RTSV9IQUNULCBoYWN0
KTsKPj4gKwo+PiArCS8qIFZTWU5DIHBvbGFyaXR5ICovCj4+ICsJaWYgKCEobW9kZS0+ZmxhZ3Mg
JiBEUk1fTU9ERV9GTEFHX05WU1lOQykpCj4+ICsJCXRjMzU4NzY4X3VwZGF0ZV9iaXRzKHByaXYs
IFRDMzU4NzY4X0NPTkZDVEwsIEJJVCg1KSwgQklUKDUpKTsKPj4gKwkvKiBIU1lOQyBwb2xhcml0
eSAqLwo+PiArCWlmIChtb2RlLT5mbGFncyAmIERSTV9NT0RFX0ZMQUdfUEhTWU5DKQo+PiArCQl0
YzM1ODc2OF91cGRhdGVfYml0cyhwcml2LCBUQzM1ODc2OF9QUF9NSVNDLCBCSVQoMCksIEJJVCgw
KSk7Cj4+ICsKPj4gKwkvKiBTdGFydCBEU0kgVHggKi8KPj4gKwl0YzM1ODc2OF93cml0ZShwcml2
LCBUQzM1ODc2OF9EU0lfU1RBUlQsIDB4MSk7Cj4+ICsKPj4gKwkvKiBDb25maWd1cmUgRFNJX0Nv
bnRyb2wgcmVnaXN0ZXIgKi8KPj4gKwl2YWwgPSAoNiA8PCAyOSkgfCAoMHgzIDw8IDI0KTsgLyog
Q0xFQVIsIERTSV9Db250cm9sICovCj4+ICsJdmFsIHw9IEJJVCg3KSB8IEJJVCg1KSB8IDB4MyA8
PCAxIHwgQklUKDApOwo+PiArCXRjMzU4NzY4X3dyaXRlKHByaXYsIFRDMzU4NzY4X0RTSV9DT05G
VywgdmFsKTsKPj4gKwo+PiArCXZhbCA9ICg1IDw8IDI5KSB8ICgweDMgPDwgMjQpOyAvKiBTRVQs
IERTSV9Db250cm9sICovCj4+ICsJaWYgKCEoZHNpX2Rldi0+bW9kZV9mbGFncyAmIE1JUElfRFNJ
X01PREVfTFBNKSkKPj4gKwkJdmFsIHw9IEJJVCg3KTsKPj4gKwlpZiAoIShkc2lfZGV2LT5tb2Rl
X2ZsYWdzICYgTUlQSV9EU0lfQ0xPQ0tfTk9OX0NPTlRJTlVPVVMpKQo+PiArCQl2YWwgfD0gQklU
KDUpOwo+PiArCXZhbCB8PSAoZHNpX2Rldi0+bGFuZXMgLSAxKSA8PCAxOwo+PiArCWlmIChkc2lf
ZGV2LT5tb2RlX2ZsYWdzICYgTUlQSV9EU0lfTU9ERV9FT1RfUEFDS0VUKQo+PiArCQl2YWwgfD0g
QklUKDApOwo+PiArCXRjMzU4NzY4X3dyaXRlKHByaXYsIFRDMzU4NzY4X0RTSV9DT05GVywgdmFs
KTsKPj4gKwo+PiArCXZhbCA9ICg2IDw8IDI5KSB8ICgweDMgPDwgMjQpOyAvKiBDTEVBUiwgRFNJ
X0NvbnRyb2wgKi8KPj4gKwl2YWwgfD0gMHg4MDAwOyAvKiBEU0kgbW9kZSAqLwo+PiArCXRjMzU4
NzY4X3dyaXRlKHByaXYsIFRDMzU4NzY4X0RTSV9DT05GVywgdmFsKTsKPj4gKwo+PiArCS8qIGNs
ZWFyIEZybVN0b3AgYW5kIFJzdFB0ciAqLwo+PiArCXRjMzU4NzY4X3VwZGF0ZV9iaXRzKHByaXYs
IFRDMzU4NzY4X1BQX01JU0MsIDB4MyA8PCAxNCwgMCk7Cj4+ICsKPj4gKwkvKiBzZXQgUFBfZW4g
Ki8KPj4gKwl0YzM1ODc2OF91cGRhdGVfYml0cyhwcml2LCBUQzM1ODc2OF9DT05GQ1RMLCBCSVQo
NiksIEJJVCg2KSk7Cj4+ICt9Cj4+ICsKPj4gK3N0YXRpYyBjb25zdCBzdHJ1Y3QgZHJtX2JyaWRn
ZV9mdW5jcyB0YzM1ODc2OF9icmlkZ2VfZnVuY3MgPSB7Cj4+ICsJLmF0dGFjaCA9IHRjMzU4NzY4
X2JyaWRnZV9hdHRhY2gsCj4+ICsJLm1vZGVfdmFsaWQgPSB0YzM1ODc2OF9icmlkZ2VfbW9kZV92
YWxpZCwKPj4gKwkuZGlzYWJsZSA9IHRjMzU4NzY4X2JyaWRnZV9kaXNhYmxlLAo+PiArCS5lbmFi
bGUgPSB0YzM1ODc2OF9icmlkZ2VfZW5hYmxlLAo+PiArfTsKPj4gKwo+PiArc3RhdGljIGNvbnN0
IHN0cnVjdCBkcm1fYnJpZGdlX3RpbWluZ3MgZGVmYXVsdF90YzM1ODc2OF90aW1pbmdzID0gewo+
PiArCS5pbnB1dF9idXNfZmxhZ3MgPSBEUk1fQlVTX0ZMQUdfUElYREFUQV9TQU1QTEVfUE9TRURH
RQo+PiArCQkgfCBEUk1fQlVTX0ZMQUdfU1lOQ19TQU1QTEVfTkVHRURHRQo+PiArCQkgfCBEUk1f
QlVTX0ZMQUdfREVfSElHSCwKPj4gK307Cj4+ICsKPj4gK3N0YXRpYyBib29sIHRjMzU4NzY4X2lz
X3Jlc2VydmVkX3JlZyh1bnNpZ25lZCBpbnQgcmVnKQo+PiArewo+PiArCXN3aXRjaCAocmVnKSB7
Cj4+ICsJY2FzZSAweDExNCAuLi4gMHgxM2Y6Cj4+ICsJY2FzZSAweDIwMDoKPj4gKwljYXNlIDB4
MjBjOgo+PiArCWNhc2UgMHg0MDAgLi4uIDB4NDA4Ogo+PiArCWNhc2UgMHg0MWMgLi4uIDB4NDJm
Ogo+PiArCQlyZXR1cm4gdHJ1ZTsKPj4gKwlkZWZhdWx0Ogo+PiArCQlyZXR1cm4gZmFsc2U7Cj4+
ICsJfQo+PiArfQo+PiArCj4+ICtzdGF0aWMgYm9vbCB0YzM1ODc2OF93cml0ZWFibGVfcmVnKHN0
cnVjdCBkZXZpY2UgKmRldiwgdW5zaWduZWQgaW50IHJlZykKPj4gK3sKPj4gKwlpZiAodGMzNTg3
NjhfaXNfcmVzZXJ2ZWRfcmVnKHJlZykpCj4+ICsJCXJldHVybiBmYWxzZTsKPj4gKwo+PiArCXN3
aXRjaCAocmVnKSB7Cj4+ICsJY2FzZSBUQzM1ODc2OF9DSElQSUQ6Cj4+ICsJY2FzZSBUQzM1ODc2
OF9GSUZPU1RBVFVTOgo+PiArCWNhc2UgVEMzNTg3NjhfRFNJVFhTVEFUVVMgLi4uIChUQzM1ODc2
OF9EU0lUWFNUQVRVUyArIDIpOgo+PiArCWNhc2UgVEMzNTg3NjhfRFNJX0NPTlRST0wgLi4uIChU
QzM1ODc2OF9EU0lfSU5UX0VOQSArIDIpOgo+PiArCWNhc2UgVEMzNTg3NjhfRFNJQ01EX1JERklG
TyAuLi4gKFRDMzU4NzY4X0RTSV9FUlJfSEFMVCArIDIpOgo+PiArCQlyZXR1cm4gZmFsc2U7Cj4+
ICsJZGVmYXVsdDoKPj4gKwkJcmV0dXJuIHRydWU7Cj4+ICsJfQo+PiArfQo+PiArCj4+ICtzdGF0
aWMgYm9vbCB0YzM1ODc2OF9yZWFkYWJsZV9yZWcoc3RydWN0IGRldmljZSAqZGV2LCB1bnNpZ25l
ZCBpbnQgcmVnKQo+PiArewo+PiArCWlmICh0YzM1ODc2OF9pc19yZXNlcnZlZF9yZWcocmVnKSkK
Pj4gKwkJcmV0dXJuIGZhbHNlOwo+PiArCj4+ICsJc3dpdGNoIChyZWcpIHsKPj4gKwljYXNlIFRD
MzU4NzY4X1NUQVJUQ05UUkw6Cj4+ICsJY2FzZSBUQzM1ODc2OF9EU0lfQ09ORlcgLi4uIChUQzM1
ODc2OF9EU0lfQ09ORlcgKyAyKToKPj4gKwljYXNlIFRDMzU4NzY4X0RTSV9JTlRfQ0xSIC4uLiAo
VEMzNTg3NjhfRFNJX0lOVF9DTFIgKyAyKToKPj4gKwljYXNlIFRDMzU4NzY4X0RTSV9TVEFSVCAu
Li4gKFRDMzU4NzY4X0RTSV9TVEFSVCArIDIpOgo+PiArCWNhc2UgVEMzNTg3NjhfREJHX0RBVEE6
Cj4+ICsJCXJldHVybiBmYWxzZTsKPj4gKwlkZWZhdWx0Ogo+PiArCQlyZXR1cm4gdHJ1ZTsKPj4g
Kwl9Cj4+ICt9Cj4+ICsKPj4gK3N0YXRpYyBib29sIHRjMzU4NzY4X3ZvbGF0aWxlX3JlZyhzdHJ1
Y3QgZGV2aWNlICpkZXYsIHVuc2lnbmVkIGludCByZWcpCj4+ICt7Cj4+ICsJc3dpdGNoIChyZWcp
IHsKPj4gKwljYXNlIFRDMzU4NzY4X0ZJRk9TVEFUVVM6Cj4+ICsJY2FzZSBUQzM1ODc2OF9TVEFS
VENOVFJMIC4uLiAoVEMzNTg3NjhfRFNJVFhTVEFUVVMgKyAyKToKPj4gKwljYXNlIFRDMzU4NzY4
X0RTSV9DT05UUk9MIC4uLiAoVEMzNTg3NjhfRFNJX0lOVF9FTkEgKyAyKToKPj4gKwljYXNlIFRD
MzU4NzY4X0RTSUNNRF9SREZJRk8gLi4uIChUQzM1ODc2OF9EU0lfRVJSX0hBTFQgKyAyKToKPj4g
KwljYXNlIFRDMzU4NzY4X0RTSUNNRF9UWDoKPj4gKwkJcmV0dXJuIHRydWU7Cj4+ICsJZGVmYXVs
dDoKPj4gKwkJcmV0dXJuIGZhbHNlOwo+PiArCX0KPj4gK30KPj4gKwo+PiArc3RhdGljIGNvbnN0
IHN0cnVjdCByZWdtYXBfY29uZmlnIHRjMzU4NzY4X3JlZ21hcF9jb25maWcgPSB7Cj4+ICsJLm5h
bWUgPSAidGMzNTg3NjgiLAo+PiArCS5yZWdfYml0cyA9IDE2LAo+PiArCS52YWxfYml0cyA9IDE2
LAo+PiArCS5tYXhfcmVnaXN0ZXIgPSBUQzM1ODc2OF9EU0lfSEFDVCwKPj4gKwkuY2FjaGVfdHlw
ZSA9IFJFR0NBQ0hFX1JCVFJFRSwKPj4gKwkud3JpdGVhYmxlX3JlZyA9IHRjMzU4NzY4X3dyaXRl
YWJsZV9yZWcsCj4+ICsJLnJlYWRhYmxlX3JlZyA9IHRjMzU4NzY4X3JlYWRhYmxlX3JlZywKPj4g
Kwkudm9sYXRpbGVfcmVnID0gdGMzNTg3Njhfdm9sYXRpbGVfcmVnLAo+PiArCS5yZWdfZm9ybWF0
X2VuZGlhbiA9IFJFR01BUF9FTkRJQU5fQklHLAo+PiArCS52YWxfZm9ybWF0X2VuZGlhbiA9IFJF
R01BUF9FTkRJQU5fQklHLAo+PiArfTsKPj4gKwo+PiArc3RhdGljIGNvbnN0IHN0cnVjdCBpMmNf
ZGV2aWNlX2lkIHRjMzU4NzY4X2kyY19pZHNbXSA9IHsKPj4gKwl7ICJ0YzM1ODc2OCIsIDAgfSwK
Pj4gKwl7ICJ0YzM1ODc3OCIsIDAgfSwKPj4gKwl7IH0KPj4gK307Cj4+ICtNT0RVTEVfREVWSUNF
X1RBQkxFKGkyYywgdGMzNTg3NjhfaTJjX2lkcyk7Cj4+ICsKPj4gK3N0YXRpYyBjb25zdCBzdHJ1
Y3Qgb2ZfZGV2aWNlX2lkIHRjMzU4NzY4X29mX2lkc1tdID0gewo+PiArCXsgLmNvbXBhdGlibGUg
PSAidG9zaGliYSx0YzM1ODc2OCIsIH0sCj4+ICsJeyAuY29tcGF0aWJsZSA9ICJ0b3NoaWJhLHRj
MzU4Nzc4IiwgfSwKPj4gKwl7IH0KPj4gK307Cj4+ICtNT0RVTEVfREVWSUNFX1RBQkxFKG9mLCB0
YzM1ODc2OF9vZl9pZHMpOwo+PiArCj4+ICtzdGF0aWMgaW50IHRjMzU4NzY4X2dldF9yZWd1bGF0
b3JzKHN0cnVjdCB0YzM1ODc2OF9wcml2ICpwcml2KQo+PiArewo+PiArCWludCBpLCByZXQ7Cj4+
ICsKPj4gKwlmb3IgKGkgPSAwOyBpIDwgQVJSQVlfU0laRShwcml2LT5zdXBwbGllcyk7ICsraSkK
Pj4gKwkJcHJpdi0+c3VwcGxpZXNbaV0uc3VwcGx5ID0gdGMzNTg3Njhfc3VwcGxpZXNbaV07Cj4+
ICsKPj4gKwlyZXQgPSBkZXZtX3JlZ3VsYXRvcl9idWxrX2dldChwcml2LT5kZXYsIEFSUkFZX1NJ
WkUocHJpdi0+c3VwcGxpZXMpLAo+PiArCQkJCSAgICAgIHByaXYtPnN1cHBsaWVzKTsKPj4gKwlp
ZiAocmV0IDwgMCkKPj4gKwkJZGV2X2Vycihwcml2LT5kZXYsICJmYWlsZWQgdG8gZ2V0IHJlZ3Vs
YXRvcnM6ICVkXG4iLCByZXQpOwo+PiArCj4+ICsJcmV0dXJuIHJldDsKPj4gK30KPj4gKwo+PiAr
c3RhdGljIGludCB0YzM1ODc2OF9pMmNfcHJvYmUoc3RydWN0IGkyY19jbGllbnQgKmNsaWVudCwK
Pj4gKwkJCSAgICAgIGNvbnN0IHN0cnVjdCBpMmNfZGV2aWNlX2lkICppZCkKPj4gK3sKPj4gKwlz
dHJ1Y3QgdGMzNTg3NjhfcHJpdiAqcHJpdjsKPj4gKwlzdHJ1Y3QgZGV2aWNlICpkZXYgPSAmY2xp
ZW50LT5kZXY7Cj4+ICsJc3RydWN0IGRldmljZV9ub2RlICpucCA9IGRldi0+b2Zfbm9kZTsKPj4g
KwlpbnQgcmV0Owo+PiArCj4+ICsJaWYgKCFucCkKPj4gKwkJcmV0dXJuIC1FTk9ERVY7Cj4+ICsK
Pj4gKwlwcml2ID0gZGV2bV9remFsbG9jKGRldiwgc2l6ZW9mKCpwcml2KSwgR0ZQX0tFUk5FTCk7
Cj4+ICsJaWYgKCFwcml2KQo+PiArCQlyZXR1cm4gLUVOT01FTTsKPj4gKwo+PiArCWRldl9zZXRf
ZHJ2ZGF0YShkZXYsIHByaXYpOwo+PiArCXByaXYtPmRldiA9IGRldjsKPj4gKwo+PiArCXJldCA9
IHRjMzU4NzY4X2dldF9yZWd1bGF0b3JzKHByaXYpOwo+PiArCWlmIChyZXQpCj4+ICsJCXJldHVy
biByZXQ7Cj4+ICsKPj4gKwlwcml2LT5yZWZjbGsgPSBkZXZtX2Nsa19nZXQoZGV2LCAicmVmY2xr
Iik7Cj4+ICsJaWYgKElTX0VSUihwcml2LT5yZWZjbGspKQo+PiArCQlyZXR1cm4gUFRSX0VSUihw
cml2LT5yZWZjbGspOwo+PiArCj4+ICsJLyoKPj4gKwkgKiBSRVNYIGlzIGxvdyBhY3RpdmUsIHRv
IGRpc2FibGUgdGMzNTg3NjggaW5pdGlhbGx5IChrZWVwIGluIHJlc2V0KQo+PiArCSAqIHRoZSBn
cGlvIGxpbmUgbXVzdCBiZSBMT1cuIFRoaXMgaXMgdGhlIEFTU0VSVEVEIHN0YXRlIG9mCj4+ICsJ
ICogR1BJT19BQ1RJVkVfTE9XIChHUElPRF9PVVRfSElHSCA9PSBBU1NFUlRFRCkuCj4+ICsJICov
Cj4+ICsJcHJpdi0+cmVzZXRfZ3BpbyAgPSBkZXZtX2dwaW9kX2dldF9vcHRpb25hbChkZXYsICJy
ZXNldCIsCj4+ICsJCQkJCQkgICAgR1BJT0RfT1VUX0hJR0gpOwo+PiArCWlmIChJU19FUlIocHJp
di0+cmVzZXRfZ3BpbykpCj4+ICsJCXJldHVybiBQVFJfRVJSKHByaXYtPnJlc2V0X2dwaW8pOwo+
PiArCj4+ICsJcHJpdi0+cmVnbWFwID0gZGV2bV9yZWdtYXBfaW5pdF9pMmMoY2xpZW50LCAmdGMz
NTg3NjhfcmVnbWFwX2NvbmZpZyk7Cj4+ICsJaWYgKElTX0VSUihwcml2LT5yZWdtYXApKSB7Cj4+
ICsJCWRldl9lcnIoZGV2LCAiRmFpbGVkIHRvIGluaXQgcmVnbWFwXG4iKTsKPj4gKwkJcmV0dXJu
IFBUUl9FUlIocHJpdi0+cmVnbWFwKTsKPj4gKwl9Cj4+ICsKPj4gKwlpZiAocHJpdi0+cmVzZXRf
Z3BpbykKPj4gKwkJcmVnY2FjaGVfY2FjaGVfb25seShwcml2LT5yZWdtYXAsIHRydWUpOwo+PiAr
Cj4+ICsJcHJpdi0+ZHNpX2hvc3QuZGV2ID0gZGV2Owo+PiArCXByaXYtPmRzaV9ob3N0Lm9wcyA9
ICZ0YzM1ODc2OF9kc2lfaG9zdF9vcHM7Cj4+ICsKPj4gKwlwcml2LT5icmlkZ2UuZnVuY3MgPSAm
dGMzNTg3NjhfYnJpZGdlX2Z1bmNzOwo+PiArCXByaXYtPmJyaWRnZS50aW1pbmdzID0gJmRlZmF1
bHRfdGMzNTg3NjhfdGltaW5nczsKPj4gKwlwcml2LT5icmlkZ2Uub2Zfbm9kZSA9IG5wOwo+PiAr
Cj4+ICsJaTJjX3NldF9jbGllbnRkYXRhKGNsaWVudCwgcHJpdik7Cj4+ICsKPj4gKwlyZXQgPSBt
aXBpX2RzaV9ob3N0X3JlZ2lzdGVyKCZwcml2LT5kc2lfaG9zdCk7Cj4+ICsJaWYgKHJldCkKPj4g
KwkJcmV0dXJuIHJldDsKPj4gKwo+PiArCXJldHVybiAwOwo+PiArfQo+PiArCj4+ICtzdGF0aWMg
aW50IHRjMzU4NzY4X2kyY19yZW1vdmUoc3RydWN0IGkyY19jbGllbnQgKmNsaWVudCkKPj4gK3sK
Pj4gKwlzdHJ1Y3QgdGMzNTg3NjhfcHJpdiAqcHJpdiA9IGkyY19nZXRfY2xpZW50ZGF0YShjbGll
bnQpOwo+PiArCj4+ICsJbWlwaV9kc2lfaG9zdF91bnJlZ2lzdGVyKCZwcml2LT5kc2lfaG9zdCk7
Cj4+ICsKPj4gKwlyZXR1cm4gMDsKPj4gK30KPj4gKwo+PiArc3RhdGljIHN0cnVjdCBpMmNfZHJp
dmVyIHRjMzU4NzY4X2RyaXZlciA9IHsKPj4gKwkuZHJpdmVyID0gewo+PiArCQkubmFtZSA9ICJ0
YzM1ODc2OCIsCj4+ICsJCS5vZl9tYXRjaF90YWJsZSA9IHRjMzU4NzY4X29mX2lkcywKPj4gKwl9
LAo+PiArCS5pZF90YWJsZSA9IHRjMzU4NzY4X2kyY19pZHMsCj4+ICsJLnByb2JlID0gdGMzNTg3
NjhfaTJjX3Byb2JlLAo+PiArCS5yZW1vdmUJPSB0YzM1ODc2OF9pMmNfcmVtb3ZlLAo+PiArfTsK
Pj4gK21vZHVsZV9pMmNfZHJpdmVyKHRjMzU4NzY4X2RyaXZlcik7Cj4+ICsKPj4gK01PRFVMRV9B
VVRIT1IoIlBldGVyIFVqZmFsdXNpIDxwZXRlci51amZhbHVzaUB0aS5jb20+Iik7Cj4+ICtNT0RV
TEVfREVTQ1JJUFRJT04oIlRDMzU4NzY4QVhCRy9UQzM1ODc3OFhCRyBEU0kgYnJpZGdlIik7Cj4+
ICtNT0RVTEVfTElDRU5TRSgiR1BMIHYyIik7Cj4gCj4gCgpUZXhhcyBJbnN0cnVtZW50cyBGaW5s
YW5kIE95LCBQb3Jra2FsYW5rYXR1IDIyLCAwMDE4MCBIZWxzaW5raS4KWS10dW5udXMvQnVzaW5l
c3MgSUQ6IDA2MTU1MjEtNC4gS290aXBhaWtrYS9Eb21pY2lsZTogSGVsc2lua2kKX19fX19fX19f
X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18KZHJpLWRldmVsIG1haWxpbmcg
bGlzdApkcmktZGV2ZWxAbGlzdHMuZnJlZWRlc2t0b3Aub3JnCmh0dHBzOi8vbGlzdHMuZnJlZWRl
c2t0b3Aub3JnL21haWxtYW4vbGlzdGluZm8vZHJpLWRldmVsCg==