From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754330AbbHFDTq (ORCPT ); Wed, 5 Aug 2015 23:19:46 -0400 Received: from mail-by2on0089.outbound.protection.outlook.com ([207.46.100.89]:37280 "EHLO na01-by2-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1752836AbbHFDTn (ORCPT ); Wed, 5 Aug 2015 23:19:43 -0400 Authentication-Results: spf=pass (sender IP is 149.199.60.100) smtp.mailfrom=xilinx.com; vger.kernel.org; dkim=none (message not signed) header.d=none; From: Punnaiah Choudary Kalluri To: , , , , , , , CC: , , , , , , "Punnaiah Choudary Kalluri" Subject: [PATCH v4 1/2] Documentation: dt: Add Xilinx zynqmp dma device tree binding documentation Date: Thu, 6 Aug 2015 08:49:32 +0530 Message-ID: <1438831173-8761-1-git-send-email-punnaia@xilinx.com> X-Mailer: git-send-email 1.7.4 X-RCIS-Action: ALLOW X-TM-AS-Product-Ver: IMSS-7.1.0.1224-8.0.0.1202-21726.003 X-TM-AS-User-Approved-Sender: Yes;Yes X-EOPAttributedMessage: 0 X-Microsoft-Exchange-Diagnostics: 1;BN1BFFO11FD023;1:QketBdL6x7x2q0h92MHBavcHHJjzzcN80rUrhiLOVNAvQjrlmsC924CY3wipRysKiKv9knNHwcIadOAohvwOcwnrdwqACNH+gshfiErkHZw31jqoK3WSuItdTYZrfjw7G8ZV/spjBGyfVL6cmrWChz4FD8tjYjcbEcZkPm9zEPCkhZKq9tVpRQPzr0Wm2RlzrTGnqFlajAlPPz0VAMZramrr7NSyfZGJpNFzaCIV6shU7CRYOkcxKd6nDpvj95vFbDJEEJuG7ChEy9IioI8uNcWm11PsQMXYDfLYXvtjsp8DdZJM/cp4HFYij62VPn/uwhJbKjRAUOcXcfVnz0mjOg== X-Forefront-Antispam-Report: CIP:149.199.60.100;CTRY:US;IPV:NLI;EFV:NLI;SFV:NSPM;SFS:(10009020)(6009001)(2980300002)(438002)(199003)(189002)(36386004)(19580395003)(103686003)(2201001)(42186005)(229853001)(106466001)(92566002)(33646002)(6806004)(86362001)(19580405001)(87936001)(50986999)(47776003)(77156002)(63266004)(64706001)(52956003)(62966003)(551934003)(50226001)(189998001)(107886002)(48376002)(5003940100001)(5001920100001)(4001540100001)(46386002)(81156007)(5001960100002)(50466002)(36756003)(5001770100001)(5001860100001)(5001830100001)(46102003)(45336002)(107986001)(5001870100001)(4001430100001)(90966001);DIR:OUT;SFP:1101;SCL:1;SRVR:BN1BFFO11HUB043;H:xsj-pvapsmtpgw02;FPR:;SPF:Pass;PTR:xapps1.xilinx.com,unknown-60-100.xilinx.com;A:1;MX:1;LANG:en; MIME-Version: 1.0 Content-Type: text/plain X-Microsoft-Exchange-Diagnostics: 1;BN1BFFO11HUB043;2:tDjuW8axVnXJHyt0PUbTFFmGvjbcsuNnvGiQpCGV8oOa9iYPrMp/idkqUBxyNgLglFU5gLs+o8f0AZ+S2gLWHJtat0HuudUdHxW/Iuo+ixAnJvbrYMozBalDe5jt9mD6wkgI0D61S53gayjem7dQqO5+gWTjWnEzhXJ2F8O2ozs=;3:0WpXjFD7dRlD6YZFByBYQ6xOWhknnXkuAMxppcq60zBz+b/yM+PAFU4M1XClfLazoTCGSkk1LSZN9CxUNFqg6ZmWRi6TLemMOAd2V7Yzci2KCPdrYu23hNWWPJTY9DaSQEumltMHMApIq6fFLYd6iwqIv+HVnRz/3skBM9RUM6BQGherlpGgPiSBlGtDwdQT/v8K9cQAo7YanNcqawLCIyC08v2duCXaN80aI4PVzPN4cPYUz8BBImYZC4TqmHfI;25:ijeo6lXVtQIopT0heAw1bsWCgUuPlH8O46dKDUzbWK95VlCA+LfaJaegn6Z5DE4T4u+q4dhtBtsx2lFe6+ND3Rdt61I9OAfPRQxgbcXawvM1hL2d8ZDB5yFsrkLY3ntAnXWI6LE0f4JldkGuxqMDg8qV6jZKTtDTgoXsGjVAziBalj5NyBTELV8BeI+HVir3W3LcwqnaQClWP9jM6PAHCdzlnCylRNRFFqfw+f8SmsuWZkKIq7ai7Ba+t5PszPmpFoANN4rOLttbN6wmpqen3A== X-Microsoft-Antispam: UriScan:;BCL:0;PCL:0;RULEID:;SRVR:BN1BFFO11HUB043; X-Microsoft-Exchange-Diagnostics: 1;BN1BFFO11HUB043;20:LILZ09HF57qvQgqLJJJXQz7CsTL7c230GMk+Bsm7MLmEF8leQaj2NJRB8cYZEL6K9l7dKu67lQlZ7EWOVT3Pgyh03XrIvLPrcqMiLl/2THT/NEWuy6lnNZIstANxeaLr5iSzDvJcG2LBKrTUgFowBarPxOzLexuOYxcoqeEkpBdCKZJmDkDmUvRK1aOuzYv1RWudl/eUO9fp9CqXdXNhDVly4pNBj0NffTVXtGcIfFy52uLyfL0iZLDT10ugoHzeIWZqkxeZCrBGRZpfL17q3onhLrMAj/edQeFCitTliHXuLTYWki/lorCdqh5QN+Xzy4tLRN8F5lYQgrFZi/zuj4SAUmYE85ic4wVfVS+OkOWDx7ZprYlXLhV9IcgWiQZEn0OSctJGp+WW0Gpc4Wde34Ay04l+HhXIoU6785VFvMwdWmrPeJGGZw6MN/LyJURTXQ9LdKoMeGfmlw2WaX0wcbCPhfCASwvx1Q60h+JJ0cG15YRs7Dhr3A9iwi9Ut7TO;4:u4tNIImfIR4H82QdpCMMO6GpJ0B1u42E3T/NzgMwzNAeCPm5LYWH6fBQJUAXxsAvx51GeyFaZCFPzZFFrhvN5/mUmo9KFXuvuNL61I6TR5x0JvoFAqpY+X7byYgmCja/vTtByLRjFvBBJajZoUeqnO/lQK8clNkwGsexDDCWe4tCjmvyFyAQn0asu6M97xjBbKKtBYgWC6b7X2bXWJvwQXHWL0u4HRUzu0uJOaK2rX57SkfxhNsBINIyNR+77GIV/+0Dxo6XAa18WuXwiCryDr1INj5yS0osnKP/VLO4WDg= X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:; X-Exchange-Antispam-Report-CFA-Test: BCL:0;PCL:0;RULEID:(601004)(5005006)(3002001);SRVR:BN1BFFO11HUB043;BCL:0;PCL:0;RULEID:;SRVR:BN1BFFO11HUB043; X-Forefront-PRVS: 06607E485E X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1;BN1BFFO11HUB043;23:mjhcas2XIbVATvMaDZT8Uxm9xM7TBx6eIbYs474?= =?us-ascii?Q?8cNwErKl2YoiXq12gxizfB6nZfY9o3l9OacMhs1FrevthnzlyDI3Je8IP2VB?= =?us-ascii?Q?8mi9ef6BME+ufXw9+OzQLt2auWxJhgZlWzKlUYDpnJGMm4JXYYVovgjztbSj?= =?us-ascii?Q?QWmBucFdz+tJjipDcbTbOz2KbPHFUlcvFeioELcj4CMamd2cGnbSE8N6nE06?= =?us-ascii?Q?G5XplH40SNxTuiGPUDKwCaxyUnu33+HiJrdBC0kzYiOAHp2iOM4kvlb+0/Pc?= =?us-ascii?Q?qNMyQt5G30O/ZMcBUyu0to0d5JcloikM0kyz+Jd2mQwDmpT7lwYBIm+OWcXr?= =?us-ascii?Q?sqRJCRU4I+zLVjmCRytXsBGIiYDl5Gpdl98FOtYPdHFLYXZfO+swJfCWofu0?= =?us-ascii?Q?Clgq+dqvRzbhpGp45oRFBNYTCzmzFamhhkx1WwzKilpOf5NyB/TPOiRopwWr?= =?us-ascii?Q?GKf0F9ljtdcOe5SqLUWkZ5YwncmpHAUA5SRPGDB5vGXCVbVM5DEx4eVpgWi9?= =?us-ascii?Q?IGjGRbVx0rUYayksuQRdvxRTMGUIVlMaiz9sU06CSqqdlpI5/6eyOaEeXL0j?= =?us-ascii?Q?M9jCMbTtCs4hnzRn3WAFuc4wCOx+fYMJshVCrpz9KWTJF5bnxKWZsJ9dRD+3?= =?us-ascii?Q?VxxVhjMjDcojBvUC/j0IYZBjquEq2nzTvG6DDpevTu+oGiP1/oIdXfW73sHj?= =?us-ascii?Q?f9/I2/r6inr62M4MsDvfZrc8qoQNO2SZiW6yCmEIvCWzK10+jmqQXgmYhwy4?= =?us-ascii?Q?KvEv211H0PvNGIbVskwkm3Ks+rjoeW/+27BZWVxDYlO+zB5/EzpaESANRAR4?= =?us-ascii?Q?86yfqD5MVwCxOcFMiLu1jiFEvKmx3cNmPT0Lp6sUrjfHB4hEiWQFTnw5skF6?= =?us-ascii?Q?ZmAg1WO0o4NWxM1YxojAWoTl0fzWwsYG4VCMXhCJA5LfOWm1IXeBpOUAZg1r?= =?us-ascii?Q?Sn3FJgsDFzB51zwJJqIFXm6reQ2cCfE0MMpi3YY6v5Kzw3KsMN+Vle0M98UH?= =?us-ascii?Q?Uj7Fj7v4LHx5NDtw6Wk7GD5b/Z87f7c7MhNlszeTBC1WkFLYlQ7wo/6Cj0wF?= =?us-ascii?Q?3kDAUv747Kx3SEb3cCuaWZFXOrcFXvhgeA9fkSJvMMq0oKPvcONf/Dtc0pKp?= =?us-ascii?Q?2pSWde7nDacw+/MNb8j4EKsVRhQoVIIW8tuaQ40XntdsEilMxZFZFFLzlLrf?= =?us-ascii?Q?emF9RLPTsNNWabGQdjO0dTV1C50kDEnjMvZ890Ll1PmBkxrEOHkvWlg4VHRN?= =?us-ascii?Q?6z5ZIk0nzAhMEeMC6qKV8flvQ+w64Kp7RCNR7X4HJ?= X-Microsoft-Exchange-Diagnostics: 1;BN1BFFO11HUB043;5:/ezwxSbNIej4NfErjbBo8rK/MsP3OdeV8XVCSqxaotPXYdxfAAS42l6V92TfF/0eLKm+T+0ftJCni03F5NeMOjn4ALDQZikVXwIBzTPcgGm2wGg1Exd3ZmjHgh71ytM4tkiBdiIfNOyvk21mqKVRJg==;24:UUxbvUcko4S+GvlAwEOJRYZJtEcQJvy1p86KRQTaRf6qx/TZMG9t25lXAMhoXhzXOOvLxRA6cbrH2mGJk0jryHIWaQu7IP+vL1swivL94vg= X-OriginatorOrg: xilinx.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 Aug 2015 03:19:41.1366 (UTC) X-MS-Exchange-CrossTenant-Id: 657af505-d5df-48d0-8300-c31994686c5c X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=657af505-d5df-48d0-8300-c31994686c5c;Ip=[149.199.60.100];Helo=[xsj-pvapsmtpgw02] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN1BFFO11HUB043 Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Device-tree binding documentation for Xilinx zynqmp dma engine used in Zynq UltraScale+ MPSoC. Signed-off-by: Punnaiah Choudary Kalluri --- Changes in v4: - None Changes in v3: - None Changes in v2: - None --- .../devicetree/bindings/dma/xilinx/zynqmp_dma.txt | 61 ++++++++++++++++++++ 1 files changed, 61 insertions(+), 0 deletions(-) create mode 100644 Documentation/devicetree/bindings/dma/xilinx/zynqmp_dma.txt diff --git a/Documentation/devicetree/bindings/dma/xilinx/zynqmp_dma.txt b/Documentation/devicetree/bindings/dma/xilinx/zynqmp_dma.txt new file mode 100644 index 0000000..e4f92b9 --- /dev/null +++ b/Documentation/devicetree/bindings/dma/xilinx/zynqmp_dma.txt @@ -0,0 +1,61 @@ +Xilinx ZynqMP DMA engine, it does support memory to memory transfers, +memory to device and device to memory transfers. It also has flow +control and rate control support for slave/peripheral dma access. + +Required properties: +- compatible: Should be "xlnx,zynqmp-dma-1.0" +- #dma-cells: Should be <1>, a single cell holding a line request number +- reg: Memory map for module access +- interrupt-parent: Interrupt controller the interrupt is routed through +- interrupts: Should contain DMA channel interrupt +- xlnx,bus-width: AXI buswidth in bits. Should contain 128 or 64 + +Optional properties: +- xlnx,include-sg: Indicates the controller to operate in simple or scatter + gather dma mode +- xlnx,ratectrl: Scheduling interval in terms of clock cycles for + source AXI transaction +- xlnx,overfetch: Tells whether the channel is allowed to over fetch the data +- xlnx,src-issue: Number of AXI outstanding transactions on source side +- xlnx,desc-axi-cohrnt: Tells whether the AXI transactions generated for the + descriptor read are marked Non-coherent +- xlnx,src-axi-cohrnt: Tells whether the AXI transactions generated for the + source descriptor payload are marked Non-coherent +- xlnx,dst-axi-cohrnt: Tells whether the AXI transactions generated for the + dst descriptor payload are marked Non-coherent +- xlnx,desc-axi-qos: AXI QOS bits to be used for descriptor fetch +- xlnx,src-axi-qos: AXI QOS bits to be used for data read +- xlnx,dst-axi-qos: AXI QOS bits to be used for data write +- xlnx,desc-axi-cache: AXI cache bits to be used for descriptor fetch. +- xlnx,desc-axi-cache: AXI cache bits to be used for data read +- xlnx,desc-axi-cache: AXI cache bits to be used for data write +- xlnx,src-burst-len: AXI length for data read. Support only power of 2 values + i.e 1,2,4,8 and 16 +- xlnx,dst-burst-len: AXI length for data write. Support only power of 2 values + i.e 1,2,4,8 and 16 + +Example: +++++++++ +fpd_dma_chan1: dma@FD500000 { + compatible = "xlnx,zynqmp-dma-1.0"; + reg = <0x0 0xFD500000 0x1000>; + #dma_cells = <1>; + interrupt-parent = <&gic>; + interrupts = <0 117 4>; + xlnx,bus-width = <128>; + xlnx,include-sg; + xlnx,overfetch; + xlnx,ratectrl = <0>; + xlnx,src-issue = <16>; + xlnx,desc-axi-cohrnt; + xlnx,src-axi-cohrnt; + xlnx,dst-axi-cohrnt; + xlnx,desc-axi-qos = <0>; + xlnx,desc-axi-cache = <0>; + xlnx,src-axi-qos = <0>; + xlnx,src-axi-cache = <2>; + xlnx,dst-axi-qos = <0>; + xlnx,dst-axi-cache = <2>; + xlnx,src-burst-len = <4>; + xlnx,dst-burst-len = <4>; +}; -- 1.7.4 From mboxrd@z Thu Jan 1 00:00:00 1970 From: Punnaiah Choudary Kalluri Subject: [PATCH v4 1/2] Documentation: dt: Add Xilinx zynqmp dma device tree binding documentation Date: Thu, 6 Aug 2015 08:49:32 +0530 Message-ID: <1438831173-8761-1-git-send-email-punnaia@xilinx.com> Mime-Version: 1.0 Content-Type: text/plain Return-path: Sender: linux-kernel-owner@vger.kernel.org To: robh+dt@kernel.org, pawel.moll@arm.com, mark.rutland@arm.com, ijc+devicetree@hellion.org.uk, galak@codeaurora.org, michal.simek@xilinx.com, vinod.koul@intel.com, dan.j.williams@intel.com Cc: dmaengine@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, kalluripunnaiahchoudary@gmail.com, kpc528@gmail.com, Punnaiah Choudary Kalluri List-Id: devicetree@vger.kernel.org Device-tree binding documentation for Xilinx zynqmp dma engine used in Zynq UltraScale+ MPSoC. Signed-off-by: Punnaiah Choudary Kalluri --- Changes in v4: - None Changes in v3: - None Changes in v2: - None --- .../devicetree/bindings/dma/xilinx/zynqmp_dma.txt | 61 ++++++++++++++++++++ 1 files changed, 61 insertions(+), 0 deletions(-) create mode 100644 Documentation/devicetree/bindings/dma/xilinx/zynqmp_dma.txt diff --git a/Documentation/devicetree/bindings/dma/xilinx/zynqmp_dma.txt b/Documentation/devicetree/bindings/dma/xilinx/zynqmp_dma.txt new file mode 100644 index 0000000..e4f92b9 --- /dev/null +++ b/Documentation/devicetree/bindings/dma/xilinx/zynqmp_dma.txt @@ -0,0 +1,61 @@ +Xilinx ZynqMP DMA engine, it does support memory to memory transfers, +memory to device and device to memory transfers. It also has flow +control and rate control support for slave/peripheral dma access. + +Required properties: +- compatible: Should be "xlnx,zynqmp-dma-1.0" +- #dma-cells: Should be <1>, a single cell holding a line request number +- reg: Memory map for module access +- interrupt-parent: Interrupt controller the interrupt is routed through +- interrupts: Should contain DMA channel interrupt +- xlnx,bus-width: AXI buswidth in bits. Should contain 128 or 64 + +Optional properties: +- xlnx,include-sg: Indicates the controller to operate in simple or scatter + gather dma mode +- xlnx,ratectrl: Scheduling interval in terms of clock cycles for + source AXI transaction +- xlnx,overfetch: Tells whether the channel is allowed to over fetch the data +- xlnx,src-issue: Number of AXI outstanding transactions on source side +- xlnx,desc-axi-cohrnt: Tells whether the AXI transactions generated for the + descriptor read are marked Non-coherent +- xlnx,src-axi-cohrnt: Tells whether the AXI transactions generated for the + source descriptor payload are marked Non-coherent +- xlnx,dst-axi-cohrnt: Tells whether the AXI transactions generated for the + dst descriptor payload are marked Non-coherent +- xlnx,desc-axi-qos: AXI QOS bits to be used for descriptor fetch +- xlnx,src-axi-qos: AXI QOS bits to be used for data read +- xlnx,dst-axi-qos: AXI QOS bits to be used for data write +- xlnx,desc-axi-cache: AXI cache bits to be used for descriptor fetch. +- xlnx,desc-axi-cache: AXI cache bits to be used for data read +- xlnx,desc-axi-cache: AXI cache bits to be used for data write +- xlnx,src-burst-len: AXI length for data read. Support only power of 2 values + i.e 1,2,4,8 and 16 +- xlnx,dst-burst-len: AXI length for data write. Support only power of 2 values + i.e 1,2,4,8 and 16 + +Example: +++++++++ +fpd_dma_chan1: dma@FD500000 { + compatible = "xlnx,zynqmp-dma-1.0"; + reg = <0x0 0xFD500000 0x1000>; + #dma_cells = <1>; + interrupt-parent = <&gic>; + interrupts = <0 117 4>; + xlnx,bus-width = <128>; + xlnx,include-sg; + xlnx,overfetch; + xlnx,ratectrl = <0>; + xlnx,src-issue = <16>; + xlnx,desc-axi-cohrnt; + xlnx,src-axi-cohrnt; + xlnx,dst-axi-cohrnt; + xlnx,desc-axi-qos = <0>; + xlnx,desc-axi-cache = <0>; + xlnx,src-axi-qos = <0>; + xlnx,src-axi-cache = <2>; + xlnx,dst-axi-qos = <0>; + xlnx,dst-axi-cache = <2>; + xlnx,src-burst-len = <4>; + xlnx,dst-burst-len = <4>; +}; -- 1.7.4 From mboxrd@z Thu Jan 1 00:00:00 1970 From: punnaiah.choudary.kalluri@xilinx.com (Punnaiah Choudary Kalluri) Date: Thu, 6 Aug 2015 08:49:32 +0530 Subject: [PATCH v4 1/2] Documentation: dt: Add Xilinx zynqmp dma device tree binding documentation Message-ID: <1438831173-8761-1-git-send-email-punnaia@xilinx.com> To: linux-arm-kernel@lists.infradead.org List-Id: linux-arm-kernel.lists.infradead.org Device-tree binding documentation for Xilinx zynqmp dma engine used in Zynq UltraScale+ MPSoC. Signed-off-by: Punnaiah Choudary Kalluri --- Changes in v4: - None Changes in v3: - None Changes in v2: - None --- .../devicetree/bindings/dma/xilinx/zynqmp_dma.txt | 61 ++++++++++++++++++++ 1 files changed, 61 insertions(+), 0 deletions(-) create mode 100644 Documentation/devicetree/bindings/dma/xilinx/zynqmp_dma.txt diff --git a/Documentation/devicetree/bindings/dma/xilinx/zynqmp_dma.txt b/Documentation/devicetree/bindings/dma/xilinx/zynqmp_dma.txt new file mode 100644 index 0000000..e4f92b9 --- /dev/null +++ b/Documentation/devicetree/bindings/dma/xilinx/zynqmp_dma.txt @@ -0,0 +1,61 @@ +Xilinx ZynqMP DMA engine, it does support memory to memory transfers, +memory to device and device to memory transfers. It also has flow +control and rate control support for slave/peripheral dma access. + +Required properties: +- compatible: Should be "xlnx,zynqmp-dma-1.0" +- #dma-cells: Should be <1>, a single cell holding a line request number +- reg: Memory map for module access +- interrupt-parent: Interrupt controller the interrupt is routed through +- interrupts: Should contain DMA channel interrupt +- xlnx,bus-width: AXI buswidth in bits. Should contain 128 or 64 + +Optional properties: +- xlnx,include-sg: Indicates the controller to operate in simple or scatter + gather dma mode +- xlnx,ratectrl: Scheduling interval in terms of clock cycles for + source AXI transaction +- xlnx,overfetch: Tells whether the channel is allowed to over fetch the data +- xlnx,src-issue: Number of AXI outstanding transactions on source side +- xlnx,desc-axi-cohrnt: Tells whether the AXI transactions generated for the + descriptor read are marked Non-coherent +- xlnx,src-axi-cohrnt: Tells whether the AXI transactions generated for the + source descriptor payload are marked Non-coherent +- xlnx,dst-axi-cohrnt: Tells whether the AXI transactions generated for the + dst descriptor payload are marked Non-coherent +- xlnx,desc-axi-qos: AXI QOS bits to be used for descriptor fetch +- xlnx,src-axi-qos: AXI QOS bits to be used for data read +- xlnx,dst-axi-qos: AXI QOS bits to be used for data write +- xlnx,desc-axi-cache: AXI cache bits to be used for descriptor fetch. +- xlnx,desc-axi-cache: AXI cache bits to be used for data read +- xlnx,desc-axi-cache: AXI cache bits to be used for data write +- xlnx,src-burst-len: AXI length for data read. Support only power of 2 values + i.e 1,2,4,8 and 16 +- xlnx,dst-burst-len: AXI length for data write. Support only power of 2 values + i.e 1,2,4,8 and 16 + +Example: +++++++++ +fpd_dma_chan1: dma at FD500000 { + compatible = "xlnx,zynqmp-dma-1.0"; + reg = <0x0 0xFD500000 0x1000>; + #dma_cells = <1>; + interrupt-parent = <&gic>; + interrupts = <0 117 4>; + xlnx,bus-width = <128>; + xlnx,include-sg; + xlnx,overfetch; + xlnx,ratectrl = <0>; + xlnx,src-issue = <16>; + xlnx,desc-axi-cohrnt; + xlnx,src-axi-cohrnt; + xlnx,dst-axi-cohrnt; + xlnx,desc-axi-qos = <0>; + xlnx,desc-axi-cache = <0>; + xlnx,src-axi-qos = <0>; + xlnx,src-axi-cache = <2>; + xlnx,dst-axi-qos = <0>; + xlnx,dst-axi-cache = <2>; + xlnx,src-burst-len = <4>; + xlnx,dst-burst-len = <4>; +}; -- 1.7.4