From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1755634AbbLANFT (ORCPT ); Tue, 1 Dec 2015 08:05:19 -0500 Received: from mail-am1on0070.outbound.protection.outlook.com ([157.56.112.70]:21873 "EHLO emea01-am1-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1754676AbbLANFL (ORCPT ); Tue, 1 Dec 2015 08:05:11 -0500 Authentication-Results: spf=fail (sender IP is 212.179.42.66) smtp.mailfrom=ezchip.com; vger.kernel.org; dkim=none (message not signed) header.d=none;vger.kernel.org; dmarc=none action=none header.from=ezchip.com; From: Noam Camus To: CC: , , Noam Camus Subject: [PATCH v3 02/18] ARC: [plat-eznps] define IPI_IRQ Date: Tue, 1 Dec 2015 15:02:49 +0200 Message-ID: <1448974985-11487-3-git-send-email-noamc@ezchip.com> X-Mailer: git-send-email 1.7.1 In-Reply-To: <1448974985-11487-1-git-send-email-noamc@ezchip.com> References: <1448974985-11487-1-git-send-email-noamc@ezchip.com> MIME-Version: 1.0 Content-Type: text/plain X-TM-AS-Product-Ver: SMEX-11.0.0.1191-8.000.1202-21974.007 X-TM-AS-Result: No--0.618700-8.000000-31 X-TM-AS-User-Approved-Sender: No X-TM-AS-User-Blocked-Sender: No X-EOPAttributedMessage: 0 X-Microsoft-Exchange-Diagnostics: 1;AM1FFO11FD032;1:XTMWsvt2/INCs5QAZa/e7fzgHMqmobRx6J7P/+Gv1tqkNwQjmlg3gnD3OC1k1nINfLJvPEbT+l7Y/HDK/L/iPoLMmcacrjOdOPSUu4HsmyrU1TUwP2pDTPKJFq8GQK4BxsvQHIaAmwMuXfAv9aDTJTfYfol0guapztto5uqElRBUyUpmXjORse9AAkpqHeC/F9Ncxiynp6U3+WD9BHypMuak2K9lwvdVcNByf+8PNfzBBrnGBgN2hA13kmTqg3UItNBygJTpCj7TRe49p5UllFIGBRvSZA9hUZPv2bm1vMuaY8dBd8qeMA6kMY1AwXf1fWGdXnTmsbgtvBh1Y00DFu5n6479SzGqwvDr5+BgL3q1ETdObFsJtQ+FtdwcyPXzCrnUsyoB5KLsc0x0MBTKFwK4qA+O579mUhVvUt+eoo0= X-Forefront-Antispam-Report: CIP:212.179.42.66;CTRY:IL;IPV:NLI;EFV:NLI;SFV:NSPM;SFS:(10009020)(6009001)(2980300002)(1110001)(1109001)(339900001)(189002)(199003)(19580405001)(85426001)(33646002)(2351001)(1220700001)(4001430100002)(110136002)(107886002)(49486002)(87936001)(5001970100001)(105606002)(36756003)(229853001)(106466001)(5003940100001)(77096005)(50226001)(50986999)(76176999)(2950100001)(6806005)(50466002)(92566002)(47776003)(86362001)(48376002)(19580395003)(189998001)(5008740100001)(11100500001)(1096002)(575784001)(586003)(104016004);DIR:OUT;SFP:1101;SCL:1;SRVR:AM3PR02MB1138;H:ezex10.ezchip.com;FPR:;SPF:Fail;PTR:ezmail.ezchip.com;MX:1;A:1;LANG:en; X-Microsoft-Exchange-Diagnostics: 1;AM3PR02MB1138;2:l6n0NwBMbX+Uce9CMX1tp1AWEcZ5KBVNpvCf++W0UWbaQzXRiXz7COEwU7rmMRMHqc/oOovBDX1srATSKiAOfChFmIz70tZsyHvOrXQ1gjNsbk0y2keWjz2kl8UfXkjCTaCmfk+aXes+NDWTRdYYjw==;3:KQrr1/CODKpvRi08cwGM2YpoC/NbNm4QLEIqaWiwAzw1qjxBSX9gGHbOX6AwHbz1BPgGYEx3ABSxcroMgKuCaWSE4hWfrABwJBdDdKbAhki6pI1Qzsgc/l6Szt29ii8Ns46yB9M5EVW428M+EPsYhWPvDRavXWnR9doB0dUs2lm/1U3crDuLLKUu75YSXFcMvRS7ojXJcn2qnE/PcrmxdpPDrx26DW4ltFgijNmIsBw=;25:amR0XXvY4zXB4Swy8hdHCviFhQeGoIavzGgGsPO2reiZVhJt1R059elLVEuQG/uBrWmL6RxB7KYZgl4gObiNYvZoTj24AWAMDmJICHj3VygGJ8guJHqwRC/FPFgebdvCN4RagQd4/JB22TJG8NUHC3et9tRW/oxOiCNN0pi3YOJubzcXV0pPtBzIph8hpb6HMwukKbXwJOVw/7Hm6Le5+qhmCG1VfJJN8y1S9hG17KQ2NlgFAYnkULduCyxaZpxCAzeFxMmkmxd7yo0d2PCSVA==;20:XRI82XGQRYUBeDTihWrPwOFek+sXi3SDiKVLw9MjmpX6PSY20PWygqV82HUGTT+AdDS6gpvFxlDKMdaFsijpu2f5VXHcVtGTp0jkXfpxp6MDB/C/1vJOR4Fqu+nE5C31aTMM34OTo9HaYQO8QYuiJAzO0renADUkwVKD2DD/oGs= X-Microsoft-Antispam: UriScan:;BCL:0;PCL:0;RULEID:;SRVR:AM3PR02MB1138; X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(121898900299872); X-Exchange-Antispam-Report-CFA-Test: BCL:0;PCL:0;RULEID:(601004)(2401047)(8121501046)(520078)(5005006)(10201501046)(3002001);SRVR:AM3PR02MB1138;BCL:0;PCL:0;RULEID:;SRVR:AM3PR02MB1138; X-Microsoft-Exchange-Diagnostics: 1;AM3PR02MB1138;4:GlNrYqvmCHxKfNuNt2zkl/tD60U1S4ZhITKc0rZ0j4dnijSLU9VMT+LHnvQBQJx3/4zZuhVs+DdqcuGgR9kYqS6+0zPkih9/iIaVmEZTJDszqDJ7+NrZZzWJ5SWToEe/7KZR5Riu+kL++XPQ0IXi4q9RwpWww5VWPTVj/bZRQ+Kf59fxbKFAPNWBKMbPEtzxk2TR7UPd8oDxwDQVx3uANHQHALy2jkhgAKUxS2RP+YoORZDBmHuL3bb259hzSYqTg25EyWyUlwwncr+sePhXv3Ef0mxZKFqrTCY5+GIhsz18UUsDUKKcNuCMKWLxfong3Vr1MGcxdsk4+Qq+zWCVnn7Bnv1QspG1Y+rG/dJyCMl2ma+M4+TD++t+BHmv8bsK+U4cGmhEuLlntnuh2eqpKdUOM5hwDg9cRtHGpMbwBfZYqHSCh+34wMW0rRoOx2dw X-Forefront-PRVS: 07778E4001 X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1;AM3PR02MB1138;23:GB6k1u4oi/ZTnDHSSSVxUFPR1BIyMbkDHpUFtQcjf?= =?us-ascii?Q?930HXZYQo8XcEA7XdHyvfCDYHuu4ueacNpyvD8qgAVJtpxk21252YOqeK20v?= =?us-ascii?Q?7NRsLQhpXL+hcOVAmBPvZQ5A0rYOKRBD3ITn0EkwVCWgoG86VwuS1YBAx6Dl?= =?us-ascii?Q?tYoAl+2BAT8BiozT5SyKapfb1hBCBbBfUftUYGQbmBrrdVgCEqsyfTWrrKuI?= =?us-ascii?Q?rS4FtofM7wOrSi3YEBhZzjCMZ9K39Gczy8isjkObxcHI1CFlnv47ElYX8pjm?= =?us-ascii?Q?2MMEd6OLTi1ixN8YLH3MMIu7uzgZAhoZ8NJ2Rga084FCmFmADN7x+CoFz0QL?= =?us-ascii?Q?e+pRua0vLq2SxTz8HxQ5iHrWqqsQhDM+qcK3pJ3bURBF+TvIyj0DaUFIjG2V?= =?us-ascii?Q?JyDHEdzaEWhCsXo9f/YZ6F8JAlC3/UeZlT60CL4GE4PWRFztow4WrCbKEGjG?= =?us-ascii?Q?R5yjlcHXAXOrXz3I+48xF98caPuQc25grH7AMhR4Wd6DBZ2VO43y8RBeqSRl?= =?us-ascii?Q?n0hZHo8vC9v0ZR9ppo8zVlhJMVNo05BYcUUiMJLSrsu0ACLriGLAgC6sLAoX?= =?us-ascii?Q?b6GmARnKq7H2xB4FKDe2qRkna6wETPd6+/aWZTWUDBFNZA5pMr9Z59M8CnM2?= =?us-ascii?Q?xyERsHiLK7ufCW3I+985YInXhUWzjBu1wBAELHoXriogBdLhlSqs//37B73D?= =?us-ascii?Q?daIYCF2QTV+xNd7fEi2CjZhgx06mTdBUlKwbYuGzCo3B7LomHJKco0OaYzNl?= =?us-ascii?Q?+1fo3GnPwejIEu9MNEmjRS5mdRyzoCpC8Pn0HYq1z7FP4KOyVVu50aUYj0xW?= =?us-ascii?Q?hhoEYRprrEiD1lwyLZpBrESnyodcYmJnFMdyNmTJKfCOkK78LqNU72P6t4Sc?= =?us-ascii?Q?C2negoqKFE/faPxnhHq/lWMWWIc0g8GC+sfNDtrHmOXcaVGyk/RDSBsl0Bwq?= =?us-ascii?Q?2JpTSPPYTV7vrcztmivYwvIHhIIA/0gQpOUrsei0vbEHo/YLPoKoJPVEZ4hX?= =?us-ascii?Q?PmkFY2acw1PpKN1gJdUtlrdH1OJs+LBVvQweEM6QWQc8bOMlh/tb0XfEikoK?= =?us-ascii?Q?UHBM+UeGxKd+wRfSf9qwNQisNEwWS4/bx4JkDY3EUqdcps55E2ZYBZCVaQYq?= =?us-ascii?Q?Ufhh3eIRv8=3D?= X-Microsoft-Exchange-Diagnostics: 1;AM3PR02MB1138;5:C0QChdNjRRKSAn1fNLvK+2eaIyPsK1fOBRMTx/sQurTAL2n3YvqTek8otxfy0vI1yFGO/wzV7YuQgaxRRBzGeaMTCIm1bzHr1NZ2TZk6IJveLNfUueVRDVoBoRQCGgHyq4OnyF9Qr4dVovd1OK6YYA==;24:l9/oTAxVAFRftIiwcL8x5wKmc4RGDT2gdasRDvS6q+i6cSxWKciBXLzm9fmsfHflw5FHgfevPrQIaL0jAN6oI4Wd1A+AGjNpayxrupTIU7M= SpamDiagnosticOutput: 1:23 SpamDiagnosticMetadata: NSPM X-OriginatorOrg: ezchip.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 01 Dec 2015 13:05:08.0172 (UTC) X-MS-Exchange-CrossTenant-Id: 0fc16e0a-3cd3-4092-8b2f-0a42cff122c3 X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=0fc16e0a-3cd3-4092-8b2f-0a42cff122c3;Ip=[212.179.42.66];Helo=[ezex10.ezchip.com] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM3PR02MB1138 Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Noam Camus We add IPI irq definition to be used later by any irqchip such NPS400 IC. Signed-off-by: Noam Camus --- arch/arc/include/asm/irq.h | 4 ++++ 1 files changed, 4 insertions(+), 0 deletions(-) diff --git a/arch/arc/include/asm/irq.h b/arch/arc/include/asm/irq.h index 4fd7d62..c5f8f0f 100644 --- a/arch/arc/include/asm/irq.h +++ b/arch/arc/include/asm/irq.h @@ -16,7 +16,11 @@ #ifdef CONFIG_ISA_ARCOMPACT #define TIMER0_IRQ 3 #define TIMER1_IRQ 4 +#if defined(CONFIG_SMP) && defined(CONFIG_ARC_PLAT_EZNPS) +#define IPI_IRQ 5 +#else #define IPI_IRQ (NR_CPU_IRQS-1) /* dummy to enable SMP build for up hardware */ +#endif #else #define TIMER0_IRQ 16 #define TIMER1_IRQ 17 -- 1.7.1 From mboxrd@z Thu Jan 1 00:00:00 1970 From: noamc@ezchip.com (Noam Camus) Date: Tue, 1 Dec 2015 15:02:49 +0200 Subject: [PATCH v3 02/18] ARC: [plat-eznps] define IPI_IRQ In-Reply-To: <1448974985-11487-1-git-send-email-noamc@ezchip.com> References: <1448974985-11487-1-git-send-email-noamc@ezchip.com> List-ID: Message-ID: <1448974985-11487-3-git-send-email-noamc@ezchip.com> To: linux-snps-arc@lists.infradead.org From: Noam Camus We add IPI irq definition to be used later by any irqchip such NPS400 IC. Signed-off-by: Noam Camus --- arch/arc/include/asm/irq.h | 4 ++++ 1 files changed, 4 insertions(+), 0 deletions(-) diff --git a/arch/arc/include/asm/irq.h b/arch/arc/include/asm/irq.h index 4fd7d62..c5f8f0f 100644 --- a/arch/arc/include/asm/irq.h +++ b/arch/arc/include/asm/irq.h @@ -16,7 +16,11 @@ #ifdef CONFIG_ISA_ARCOMPACT #define TIMER0_IRQ 3 #define TIMER1_IRQ 4 +#if defined(CONFIG_SMP) && defined(CONFIG_ARC_PLAT_EZNPS) +#define IPI_IRQ 5 +#else #define IPI_IRQ (NR_CPU_IRQS-1) /* dummy to enable SMP build for up hardware */ +#endif #else #define TIMER0_IRQ 16 #define TIMER1_IRQ 17 -- 1.7.1