From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S965642AbbLPBM3 (ORCPT ); Tue, 15 Dec 2015 20:12:29 -0500 Received: from mail-am1on0067.outbound.protection.outlook.com ([157.56.112.67]:43904 "EHLO emea01-am1-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S932810AbbLPBMY (ORCPT ); Tue, 15 Dec 2015 20:12:24 -0500 Authentication-Results: spf=fail (sender IP is 212.179.42.66) smtp.mailfrom=ezchip.com; kernel.org; dkim=none (message not signed) header.d=none;kernel.org; dmarc=none action=none header.from=ezchip.com; From: Noam Camus To: CC: , , , Noam Camus , Rob Herring , Thomas Gleixner , John Stultz Subject: [PATCH v4 04/19] clocksource: Add NPS400 timers driver Date: Wed, 16 Dec 2015 03:10:23 +0200 Message-ID: <1450228238-4499-5-git-send-email-noamc@ezchip.com> X-Mailer: git-send-email 1.7.1 In-Reply-To: <1450228238-4499-1-git-send-email-noamc@ezchip.com> References: <1450228238-4499-1-git-send-email-noamc@ezchip.com> MIME-Version: 1.0 Content-Type: text/plain X-TM-AS-Product-Ver: SMEX-11.0.0.1191-8.000.1202-22004.003 X-TM-AS-Result: No--16.015800-8.000000-31 X-TM-AS-User-Approved-Sender: No X-TM-AS-User-Blocked-Sender: No X-EOPAttributedMessage: 0 X-Microsoft-Exchange-Diagnostics: 1;DB3FFO11FD020;1:fc/SpW3vjyVPQhF3Nhj10drRaV8RdFHYFeVZ4GVkQOXZs+/s0ZmQ2RhGt4y/wKUWJI8pZI/RRKkPPJXqyVMH8tHGYU/r7cXcWIZanFmOmA4U2Cx9fyqFfpOJuxWGUt+4XHdVny1HrhCEUA7iFt1K71lB+d0YJAhUYHgQ7v3jCskSG3y8rHw0LKQPmk50bKXqz7askl9EqS9AFAsxc34PGPOZQWrkt5ar0Mp1BcOgcP6cHexgI3P0VgAv1+Ao9D0SbR0AXDFEE1F25XMMFJO1wwjzngV+BAIA6Rg07YZG3lwB6PUK85P5KLoAShe8Kb9lV3zH5WjhuBAKf28gWYHhXZa8Le1/Hw3JlQUEJgTyeHUkdQvzXBdhFu9ZTJM1PecAvP3iRikrT8AYclal6oYisg== X-Forefront-Antispam-Report: CIP:212.179.42.66;CTRY:IL;IPV:NLI;EFV:NLI;SFV:NSPM;SFS:(10009020)(6009001)(2980300002)(1109001)(1110001)(339900001)(199003)(189002)(50226001)(19580395003)(49486002)(92566002)(2950100001)(77096005)(19580405001)(86362001)(575784001)(5003940100001)(85426001)(586003)(87936001)(1096002)(47776003)(36756003)(229853001)(105606002)(104016004)(5001970100001)(106466001)(50466002)(5008740100001)(48376002)(110136002)(50986999)(33646002)(76176999)(1220700001)(189998001)(6806005)(11100500001)(2351001)(2004002);DIR:OUT;SFP:1101;SCL:1;SRVR:DB5PR02MB1208;H:ezex10.ezchip.com;FPR:;SPF:Fail;PTR:ezmail.ezchip.com;A:1;MX:1;LANG:en; X-Microsoft-Exchange-Diagnostics: 1;DB5PR02MB1208;2:za2WC9DRQKDU2KVxjLj7UpCgGfcbCmKbdu/92TJ+XvSNqs5YB++0w+YEnD5BP0P22LP3AmQboWHGBv8fKO5Gq36UZPM40fd1EnL1vXM4+blbfDxSL+EX5RC1+iX7wYVOsjvmmTY/axnv/iQLQPK1FA==;3:NKqj/cMSmwngXq54S8RgFqAytczUjsxVatHU6tsQc3r4KX2QoTBh7bwqnhB1jsWKU1GlYe9H2Zhlgw1rh18nWwG7DhvHgP4dwNLtWkai3Q702BodpictTFPk/32ihdpInMvtlLmWxs/WPvnPnsEXzrm+zRUtlWf+bCNUCKL4x9FYm1bWAXpQLlaqi3DsQX1v1Sil3EHNAYNU8hrtOalGSM1ls2bv2D0WfBH9OkaBcqU=;25:b6g+9/qx0ykHDrV2yiVLq96DN/cv+67W2WRpt6WlHCHPLqlllyJmdh5zSuDo2pqZlQgzOlF4eI4+mty3IEcdLz7K7gGI1K/59Hw75jBFjavn6aKAFAcuKy6ve6mNjNUfux7OTpcurLNHcjW+pDj+GSHoNIYLnz5wlLgzyxxCQSNcp82kNiOUZ+oUZhLEZNQIJ5yYs7yt8lH2udDqppd9hzTEraWi3C5qJGg+NK0p9t32PWrEmboL9fRn3T7a9wXV;20:FRmRJbmRD4VNLPb/4DJIJc5SsuYgpyZzd3qtJ+R6B2aY63ADaaHMe4S+MXhiImwZYruKzn9ym+0fHwUGvDUvku2xKqInH9JDyCYbz/5B1KBTfPGuhO3VR1zn0A46Fb0oABHsQOqkGBqVHPXW7ikefhdAxfNiUF4BhUu4WLLjtps= X-Microsoft-Antispam: UriScan:;BCL:0;PCL:0;RULEID:;SRVR:DB5PR02MB1208; X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(121898900299872); X-Exchange-Antispam-Report-CFA-Test: BCL:0;PCL:0;RULEID:(601004)(2401047)(520078)(5005006)(8121501046)(3002001)(10201501046);SRVR:DB5PR02MB1208;BCL:0;PCL:0;RULEID:;SRVR:DB5PR02MB1208; X-Microsoft-Exchange-Diagnostics: 1;DB5PR02MB1208;4:xR7HQASJtPSh+2cCirZFF+w9T95R34vMJmyUgpzWXbh4s0IADL3ldhbuwfN/nJjYnP1bMIY+4XA1QK3SMFDkxGoFaxOUAnoiDGC85c23eLVJv14Zfa0+aZ1GPf7P896BOoX9PNmmNvBOAP4lXvkL6KurEfDjCLsmZDBe1q3hcPIkQ+vXL7JwOpDKA5D9QZiS1Y7R1EqsqjeGLjY0Pc+LOhrN6W81DBCaPd5jfyYvgmlnL6VG5ORWoEyUTspCFbyStRCyB0Eh2dGKAgz107xQ8pwijNjfC5fmQb0lPTA2G+brOvbO8u/ih/aDK30sNG8vq3x9bSvgHovhdwuEcsYQd5bhrabEzTmmYcRd7u9oy+ZVjHxBqgFJPhDav3XYQR278D6QluLsj59/e1cvE7DJUS1jEpWwVZcMR0L4MO1neHI= X-Forefront-PRVS: 0792DBEAD0 X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1;DB5PR02MB1208;23:N+NyzMJP2pt8RQFJczsUMcTC2D51CQ3N3u15vJO7h?= =?us-ascii?Q?CvCHjLL8gvmQa2a4kIl0ekXDXCqxOHXj7ayn68SArkxh8dbAicr9T0kX9lxm?= =?us-ascii?Q?HShUw7h2TN8NxBLdDbNsoNsi6s3DFfGSbnebq+PZRZoMxwdnQomkahGm1tG2?= =?us-ascii?Q?j/KAdmvhFKfBFs2Q8P0FHWhSUZSpleKPNrsylLgX/JXqvsj4Po+99BbE2Fjy?= =?us-ascii?Q?1LUD6rgUxBpNZWgwdIV3JaWX3J/M02nb1v4EoNPBPGXVIrOPUUqdTsccY7tc?= =?us-ascii?Q?1LdJSS9NGe/3PyjzV5FOsGJ1O3wlmY4/74DB4JMhX0MFkcAl2d36FcE832tl?= =?us-ascii?Q?61QLg2OReRHMBthFkUzOy8ROCeciw1c7Bjchr4ErGuRxvWDlRo109PezmhmQ?= =?us-ascii?Q?klonyLW8xtbcjTOPn/kic64MnK5rNf6LyCjNue703kQEF4LdAifkuviELk0j?= =?us-ascii?Q?KSKH4bH+5m9xi8Jg9xBMCtZFk7bNSG5F02IvaaMKGOP8D3nzJXC4CgLvMvBM?= =?us-ascii?Q?AYBE1Z1D1unsy4IXT7pj790OphdYxTOgtSFD/050cKAd0XgKlqE/XJp8+955?= =?us-ascii?Q?HS8wWUhtlIj04Y9WRgZefT+RC3DdQCXKDe+bDmcjnRisCfxIEHAXNYp8IBT6?= =?us-ascii?Q?/Op/BSkX/196yKI4rYW30h0aYjCzbliQU3x9FT6x6f//Di7xOpQ47Vy5YYKZ?= =?us-ascii?Q?tZlA2mjxR2xAVdWo/CBbXJXrk+f5k7cvpMHfTjhnZo5HrShuuz9ESY0bG7k9?= =?us-ascii?Q?kbR3dGGIba+/J3MyeaaLHYlH9u+xcaydpnoCtf5b2mpqq2RP7EKM9JNZcTxo?= =?us-ascii?Q?EyUx2lGQVODYL7GNZ0qFZ4nVtx07YFtS91ay3TrvLQhUe+mpUEbkXavhb9r9?= =?us-ascii?Q?wuoseUDjIXFozgFiuuuW4RQ3JOBcAATSokEns/Zo2/T70H5fgVeuqRlS6Q1Z?= =?us-ascii?Q?BUlj6XYLJ2x8a8EupQ7jHU41XOf9XESCmYFWhHHUCRofL8gbHb5snzpq0ASi?= =?us-ascii?Q?5FlqGbbpwi9UqC5XxY7n3UhoHdjjAJCxYYKGK2MrIw4zvP/Uc7rICL9om9IH?= =?us-ascii?Q?tGydKvJB8mtiyEnLzP1ZaZw2pZd?= X-Microsoft-Exchange-Diagnostics: 1;DB5PR02MB1208;5:boSLMYIrIPHxMvqp2P0UYXU34Y+Vgb6RCKue6fFYawKkPGq9Z3hqD1KVmAVfBiZxQG4w0mmy3szkG+MTLASvquwlFdrLgoR6vsHpQDA2MMt4+IUNDeJTvQIcZ5kUUW/KlivoJIMIXTv+9SxfGeyK2A==;24:isN5Kp9a+akuUS2tbXZxZfsf9eUwlFRYdgVo2/ecgyw5sJRGIYikzxMguAVO9uS4O6GU7IGOE3th3m9YIAo9FffA/WSBfgVc7JxcGrKpiZU= SpamDiagnosticOutput: 1:23 SpamDiagnosticMetadata: NSPM X-OriginatorOrg: ezchip.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 16 Dec 2015 01:12:20.9091 (UTC) X-MS-Exchange-CrossTenant-Id: 0fc16e0a-3cd3-4092-8b2f-0a42cff122c3 X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=0fc16e0a-3cd3-4092-8b2f-0a42cff122c3;Ip=[212.179.42.66];Helo=[ezex10.ezchip.com] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB5PR02MB1208 Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Noam Camus Add internal tick generator which is shared by all cores. Each cluster of cores view it through dedicated address. This is used for SMP system where all CPUs synced by same clock source. Signed-off-by: Noam Camus Cc: Daniel Lezcano Cc: Rob Herring Cc: Thomas Gleixner Cc: John Stultz Acked-by: Vineet Gupta --- .../bindings/timer/ezchip,nps400-timer.txt | 15 ++++ drivers/clocksource/Kconfig | 7 ++ drivers/clocksource/Makefile | 1 + drivers/clocksource/timer-nps.c | 68 ++++++++++++++++++++ 4 files changed, 91 insertions(+), 0 deletions(-) create mode 100644 Documentation/devicetree/bindings/timer/ezchip,nps400-timer.txt create mode 100644 drivers/clocksource/timer-nps.c diff --git a/Documentation/devicetree/bindings/timer/ezchip,nps400-timer.txt b/Documentation/devicetree/bindings/timer/ezchip,nps400-timer.txt new file mode 100644 index 0000000..c8c03d7 --- /dev/null +++ b/Documentation/devicetree/bindings/timer/ezchip,nps400-timer.txt @@ -0,0 +1,15 @@ +NPS Network Processor + +Required properties: + +- compatible : should be "ezchip,nps400-timer" + +Clocks required for compatible = "ezchip,nps400-timer": +- clocks : Must contain a single entry describing the clock input + +Example: + +timer { + compatible = "ezchip,nps400-timer"; + clocks = <&sysclk>; +}; diff --git a/drivers/clocksource/Kconfig b/drivers/clocksource/Kconfig index 71cfdf7..98b12c5 100644 --- a/drivers/clocksource/Kconfig +++ b/drivers/clocksource/Kconfig @@ -131,6 +131,13 @@ config CLKSRC_TI_32K This option enables support for Texas Instruments 32.768 Hz clocksource available on many OMAP-like platforms. +config CLKSRC_NPS + bool "NPS400 clocksource driver" if COMPILE_TEST + select CLKSRC_OF if OF + help + NPS400 clocksource support. + Got 64 bit counter with update rate up to 1000MHz. + config CLKSRC_STM32 bool "Clocksource for STM32 SoCs" if !ARCH_STM32 depends on OF && ARM && (ARCH_STM32 || COMPILE_TEST) diff --git a/drivers/clocksource/Makefile b/drivers/clocksource/Makefile index 56bd16e..056cffd 100644 --- a/drivers/clocksource/Makefile +++ b/drivers/clocksource/Makefile @@ -46,6 +46,7 @@ obj-$(CONFIG_CLKSRC_QCOM) += qcom-timer.o obj-$(CONFIG_MTK_TIMER) += mtk_timer.o obj-$(CONFIG_CLKSRC_PISTACHIO) += time-pistachio.o obj-$(CONFIG_CLKSRC_TI_32K) += timer-ti-32k.o +obj-$(CONFIG_CLKSRC_NPS) += timer-nps.o obj-$(CONFIG_ARM_ARCH_TIMER) += arm_arch_timer.o obj-$(CONFIG_ARM_GLOBAL_TIMER) += arm_global_timer.o diff --git a/drivers/clocksource/timer-nps.c b/drivers/clocksource/timer-nps.c new file mode 100644 index 0000000..d0a0603 --- /dev/null +++ b/drivers/clocksource/timer-nps.c @@ -0,0 +1,68 @@ +/* + * Copyright(c) 2015 EZchip Technologies. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms and conditions of the GNU General Public License, + * version 2, as published by the Free Software Foundation. + * + * This program is distributed in the hope it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in + * the file called "COPYING". + */ + +#include +#include +#include +#include +#include + +#define NPS_MSU_TICK_LOW 0xC8 +#define NPS_CLUSTER_OFFSET 8 +#define NPS_CLUSTER_NUM 16 + +/* This array is per cluster of CPUs (Each NPS400 cluster got 256 CPUs) */ +static void *nps_msu_reg_low_addr[NPS_CLUSTER_NUM] __read_mostly; + +static cycle_t nps_clksrc_read(struct clocksource *clksrc) +{ + int cluster = raw_smp_processor_id() >> NPS_CLUSTER_OFFSET; + + return (cycle_t)ioread32be(nps_msu_reg_low_addr[cluster]); +} + +static struct clocksource nps_counter = { + .name = "EZnps-tick", + .rating = 301, + .read = nps_clksrc_read, + .mask = CLOCKSOURCE_MASK(32), + .flags = CLOCK_SOURCE_IS_CONTINUOUS, +}; + +static void __init nps_setup_clocksource(struct device_node *node) +{ + struct clocksource *clksrc = &nps_counter; + struct clk *clk; + unsigned long rate; + int ret, cluster; + + for (cluster = 0; cluster < NPS_CLUSTER_NUM; cluster++) + nps_msu_reg_low_addr[cluster] = + nps_host_reg((cluster << NPS_CLUSTER_OFFSET), + NPS_MSU_BLKID, NPS_MSU_TICK_LOW); + + clk = of_clk_get(node, 0); + BUG_ON(IS_ERR(clk)); + clk_prepare_enable(clk); + rate = clk_get_rate(clk); + + ret = clocksource_register_hz(clksrc, rate); + if (ret) + pr_err("Couldn't register clock source.\n"); +} + +CLOCKSOURCE_OF_DECLARE(ezchip_nps400_clksrc, "ezchip,nps400-timer", + nps_setup_clocksource); -- 1.7.1 From mboxrd@z Thu Jan 1 00:00:00 1970 From: noamc@ezchip.com (Noam Camus) Date: Wed, 16 Dec 2015 03:10:23 +0200 Subject: [PATCH v4 04/19] clocksource: Add NPS400 timers driver In-Reply-To: <1450228238-4499-1-git-send-email-noamc@ezchip.com> References: <1450228238-4499-1-git-send-email-noamc@ezchip.com> List-ID: Message-ID: <1450228238-4499-5-git-send-email-noamc@ezchip.com> To: linux-snps-arc@lists.infradead.org From: Noam Camus Add internal tick generator which is shared by all cores. Each cluster of cores view it through dedicated address. This is used for SMP system where all CPUs synced by same clock source. Signed-off-by: Noam Camus Cc: Daniel Lezcano Cc: Rob Herring Cc: Thomas Gleixner Cc: John Stultz Acked-by: Vineet Gupta --- .../bindings/timer/ezchip,nps400-timer.txt | 15 ++++ drivers/clocksource/Kconfig | 7 ++ drivers/clocksource/Makefile | 1 + drivers/clocksource/timer-nps.c | 68 ++++++++++++++++++++ 4 files changed, 91 insertions(+), 0 deletions(-) create mode 100644 Documentation/devicetree/bindings/timer/ezchip,nps400-timer.txt create mode 100644 drivers/clocksource/timer-nps.c diff --git a/Documentation/devicetree/bindings/timer/ezchip,nps400-timer.txt b/Documentation/devicetree/bindings/timer/ezchip,nps400-timer.txt new file mode 100644 index 0000000..c8c03d7 --- /dev/null +++ b/Documentation/devicetree/bindings/timer/ezchip,nps400-timer.txt @@ -0,0 +1,15 @@ +NPS Network Processor + +Required properties: + +- compatible : should be "ezchip,nps400-timer" + +Clocks required for compatible = "ezchip,nps400-timer": +- clocks : Must contain a single entry describing the clock input + +Example: + +timer { + compatible = "ezchip,nps400-timer"; + clocks = <&sysclk>; +}; diff --git a/drivers/clocksource/Kconfig b/drivers/clocksource/Kconfig index 71cfdf7..98b12c5 100644 --- a/drivers/clocksource/Kconfig +++ b/drivers/clocksource/Kconfig @@ -131,6 +131,13 @@ config CLKSRC_TI_32K This option enables support for Texas Instruments 32.768 Hz clocksource available on many OMAP-like platforms. +config CLKSRC_NPS + bool "NPS400 clocksource driver" if COMPILE_TEST + select CLKSRC_OF if OF + help + NPS400 clocksource support. + Got 64 bit counter with update rate up to 1000MHz. + config CLKSRC_STM32 bool "Clocksource for STM32 SoCs" if !ARCH_STM32 depends on OF && ARM && (ARCH_STM32 || COMPILE_TEST) diff --git a/drivers/clocksource/Makefile b/drivers/clocksource/Makefile index 56bd16e..056cffd 100644 --- a/drivers/clocksource/Makefile +++ b/drivers/clocksource/Makefile @@ -46,6 +46,7 @@ obj-$(CONFIG_CLKSRC_QCOM) += qcom-timer.o obj-$(CONFIG_MTK_TIMER) += mtk_timer.o obj-$(CONFIG_CLKSRC_PISTACHIO) += time-pistachio.o obj-$(CONFIG_CLKSRC_TI_32K) += timer-ti-32k.o +obj-$(CONFIG_CLKSRC_NPS) += timer-nps.o obj-$(CONFIG_ARM_ARCH_TIMER) += arm_arch_timer.o obj-$(CONFIG_ARM_GLOBAL_TIMER) += arm_global_timer.o diff --git a/drivers/clocksource/timer-nps.c b/drivers/clocksource/timer-nps.c new file mode 100644 index 0000000..d0a0603 --- /dev/null +++ b/drivers/clocksource/timer-nps.c @@ -0,0 +1,68 @@ +/* + * Copyright(c) 2015 EZchip Technologies. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms and conditions of the GNU General Public License, + * version 2, as published by the Free Software Foundation. + * + * This program is distributed in the hope it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for + * more details. + * + * The full GNU General Public License is included in this distribution in + * the file called "COPYING". + */ + +#include +#include +#include +#include +#include + +#define NPS_MSU_TICK_LOW 0xC8 +#define NPS_CLUSTER_OFFSET 8 +#define NPS_CLUSTER_NUM 16 + +/* This array is per cluster of CPUs (Each NPS400 cluster got 256 CPUs) */ +static void *nps_msu_reg_low_addr[NPS_CLUSTER_NUM] __read_mostly; + +static cycle_t nps_clksrc_read(struct clocksource *clksrc) +{ + int cluster = raw_smp_processor_id() >> NPS_CLUSTER_OFFSET; + + return (cycle_t)ioread32be(nps_msu_reg_low_addr[cluster]); +} + +static struct clocksource nps_counter = { + .name = "EZnps-tick", + .rating = 301, + .read = nps_clksrc_read, + .mask = CLOCKSOURCE_MASK(32), + .flags = CLOCK_SOURCE_IS_CONTINUOUS, +}; + +static void __init nps_setup_clocksource(struct device_node *node) +{ + struct clocksource *clksrc = &nps_counter; + struct clk *clk; + unsigned long rate; + int ret, cluster; + + for (cluster = 0; cluster < NPS_CLUSTER_NUM; cluster++) + nps_msu_reg_low_addr[cluster] = + nps_host_reg((cluster << NPS_CLUSTER_OFFSET), + NPS_MSU_BLKID, NPS_MSU_TICK_LOW); + + clk = of_clk_get(node, 0); + BUG_ON(IS_ERR(clk)); + clk_prepare_enable(clk); + rate = clk_get_rate(clk); + + ret = clocksource_register_hz(clksrc, rate); + if (ret) + pr_err("Couldn't register clock source.\n"); +} + +CLOCKSOURCE_OF_DECLARE(ezchip_nps400_clksrc, "ezchip,nps400-timer", + nps_setup_clocksource); -- 1.7.1